Equivalence between Schedule Representations: Theory and Applications

Matthieu Lemerre, V. David, Christophe Aussaguès, G. Vidal-Naquet
{"title":"Equivalence between Schedule Representations: Theory and Applications","authors":"Matthieu Lemerre, V. David, Christophe Aussaguès, G. Vidal-Naquet","doi":"10.1109/RTAS.2008.17","DOIUrl":null,"url":null,"abstract":"Multiprocessor scheduling problems are hard because of the numerous constraints on valid schedules to take into account. This paper presents new schedule representations in order to overcome these difficulties, by allowing processors to be fractionally allocated. We prove that these representations are equivalent to the standard representations when preemptive scheduling is allowed. This allows the creation of scheduling algorithms and the study of feasibility in the simpler representations. We apply this method throughout the paper. Then, we use it to provide new simple solutions to the previously solved implicit-deadline periodic scheduling problem. We also tackle the more general problem of scheduling arbitrary time-triggered tasks, and thus in particular solve the open multiprocessor general periodic tasks scheduling problem. Contrary to previous solutions like the PFair class of algorithms, the proposed solution also works when processors have different speeds. We complete the method by providing an online schedule transformation algorithm, that allows the efficient handling of both time-triggered and event-triggered tasks, as well as the creation of online rate-based scheduling algorithms on multiprocessors.","PeriodicalId":130593,"journal":{"name":"2008 IEEE Real-Time and Embedded Technology and Applications Symposium","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"21","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Real-Time and Embedded Technology and Applications Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RTAS.2008.17","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 21

Abstract

Multiprocessor scheduling problems are hard because of the numerous constraints on valid schedules to take into account. This paper presents new schedule representations in order to overcome these difficulties, by allowing processors to be fractionally allocated. We prove that these representations are equivalent to the standard representations when preemptive scheduling is allowed. This allows the creation of scheduling algorithms and the study of feasibility in the simpler representations. We apply this method throughout the paper. Then, we use it to provide new simple solutions to the previously solved implicit-deadline periodic scheduling problem. We also tackle the more general problem of scheduling arbitrary time-triggered tasks, and thus in particular solve the open multiprocessor general periodic tasks scheduling problem. Contrary to previous solutions like the PFair class of algorithms, the proposed solution also works when processors have different speeds. We complete the method by providing an online schedule transformation algorithm, that allows the efficient handling of both time-triggered and event-triggered tasks, as well as the creation of online rate-based scheduling algorithms on multiprocessors.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
表表示的等价:理论与应用
多处理器调度问题很困难,因为要考虑有效调度的许多约束。为了克服这些困难,本文提出了一种新的调度表示方法,允许对处理器进行分数分配。我们证明了在允许抢占调度时,这些表示与标准表示是等价的。这允许在更简单的表示中创建调度算法和研究可行性。我们在整篇论文中都采用了这种方法。然后,我们利用它为之前解决的隐式截止日期周期调度问题提供了新的简单解。我们还解决了任意时间触发任务的调度问题,从而特别解决了开放多处理器的一般周期性任务调度问题。与之前的解决方案(如PFair类算法)相反,所提出的解决方案也适用于处理器具有不同速度的情况。我们通过提供在线调度转换算法来完成该方法,该算法允许有效地处理时间触发和事件触发的任务,以及在多处理器上创建基于在线速率的调度算法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Incorporating Resource Safety Verification to Executable Model-based Development for Embedded Systems Coexistence of Real-Time and Interactive & Batch Tasks in DVS Systems TOSSTI: Saving Time and Energy in TinyOS with Software Thread Integration Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions Throttling On-Disk Schedulers to Meet Soft-Real-Time Requirements
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1