G-32-a high performance VSLI 3-D computer

L. Carr, R. Kibler, S. Hippen, T. Gargrave
{"title":"G-32-a high performance VSLI 3-D computer","authors":"L. Carr, R. Kibler, S. Hippen, T. Gargrave","doi":"10.1109/HICSS.1989.47152","DOIUrl":null,"url":null,"abstract":"A 3-D computer is characterized by sufficient speed of CPU computation, high I/O throughput, and an efficient interrupt-handling capability. The architecture of a high-performance 32-bit three-dimensional (3-D) computer, based on a custom-designed VSLI chip set is described. The G-32 consists of a single-board CPU, up to two single-board dual-bus input/output sequencers, and a memory subsystem expandable from 2 to 256 Mbytes. Up to four CPUs and four sequencers can be configured together in a multiprocessor system. The G-32 system is intended for use in real-time, time-sharing processing applications. It uses advanced high-performance CMOS gate arrays and standard cell devices. Floating-point operations have been improved with the addition of a hardware accelerator.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HICSS.1989.47152","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A 3-D computer is characterized by sufficient speed of CPU computation, high I/O throughput, and an efficient interrupt-handling capability. The architecture of a high-performance 32-bit three-dimensional (3-D) computer, based on a custom-designed VSLI chip set is described. The G-32 consists of a single-board CPU, up to two single-board dual-bus input/output sequencers, and a memory subsystem expandable from 2 to 256 Mbytes. Up to four CPUs and four sequencers can be configured together in a multiprocessor system. The G-32 system is intended for use in real-time, time-sharing processing applications. It uses advanced high-performance CMOS gate arrays and standard cell devices. Floating-point operations have been improved with the addition of a hardware accelerator.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
g -32型高性能VSLI三维计算机
三维计算机具有足够的CPU计算速度、高I/O吞吐量和高效的中断处理能力。介绍了一种基于定制VSLI芯片组的高性能32位三维计算机的体系结构。G-32由一个单板CPU,最多两个单板双总线输入/输出序列器和一个可扩展的内存子系统组成,从2到256兆字节。在一个多处理器系统中,最多可以配置四个cpu和四个序列器。G-32系统旨在用于实时、分时处理应用。它采用先进的高性能CMOS门阵列和标准单元器件。随着硬件加速器的加入,浮点运算得到了改进。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Instruction set architecture of an efficient pipelined dataflow architecture An integrated CAD system for algorithm-specific IC design A massive memory supercomputer Extended ASLM-a reconfigurable database machine NS32532: case study in general-purpose microprocessor design tradeoffs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1