VHDL design of embedded processor cores: the industry-standard microcontroller 8051 and 68HC11

M. Schutti, M. Pfaff, R. Hagelauer
{"title":"VHDL design of embedded processor cores: the industry-standard microcontroller 8051 and 68HC11","authors":"M. Schutti, M. Pfaff, R. Hagelauer","doi":"10.1109/ASIC.1998.722990","DOIUrl":null,"url":null,"abstract":"Driven by the recent advances in VLSI technology, long-standing controller architectures have experienced a revival. The fast emerging IP (Intellectual Property) market is demanding embedded soft cores of well-established microcontrollers such as the 8051 and 68HC11. \"System on a chip\" technologies enable hardware designers to integrate their board designs, existing of several separate chips, into a single ASIC. For this transition a pool of adequate high level building blocks favorably implemented as technology-independent VHDL or Verilog descriptions is required.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1998.722990","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

Driven by the recent advances in VLSI technology, long-standing controller architectures have experienced a revival. The fast emerging IP (Intellectual Property) market is demanding embedded soft cores of well-established microcontrollers such as the 8051 and 68HC11. "System on a chip" technologies enable hardware designers to integrate their board designs, existing of several separate chips, into a single ASIC. For this transition a pool of adequate high level building blocks favorably implemented as technology-independent VHDL or Verilog descriptions is required.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
VHDL设计嵌入式处理器核心:工业标准微控制器8051和68HC11
在VLSI技术最新进展的推动下,长期存在的控制器架构经历了复兴。快速崛起的IP(知识产权)市场需要成熟的微控制器(如8051和68HC11)的嵌入式软核。“片上系统”技术使硬件设计人员能够将现有的几个独立芯片的电路板设计集成到单个ASIC中。为了实现这种转换,需要一组适当的高级构建块,这些构建块可以作为独立于技术的VHDL或Verilog描述来实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Relaxed partitioning balance constraints in top-down placement Design and test of a CMOS low-power mixed-analog/digital ASIC for radiation detector readout front ends Substrate noise in mixed signal circuits: two case studies [CMOS] 800 K gates of random logic in four months: discussion on design methodologies based on "IDEFIX" ASIC experience Methodology for process portable hard IP block creation using cell based array architecture
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1