System level testability analysis using Petri nets

Abstract

The test problem increasingly affects system design costs. One approach for reducing testing difficulties is to consider system testability as early as possible in the design cycle. The technique described herein adds a testability analysis capability to the ADEPT high-level performance modeling environment. This capability provides the designer with feedback on the testability of the specific architecture being modeled at an abstract level. The testability information is expressed in the form of measures of the relative controllability and observability of signals in the system architecture. The testability information is derived from reachability graph analysis of the corresponding Petri net representation of the system architecture. This methodology has the potential to provide valuable assistance in designing systems which have lower cost, higher performance, and which also meet testability requirements.