A high DR multi-channel stage-shared hybrid front-end for integrated power electronics controller

2016 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2016-11-01 DOI:10.1109/ASSCC.2016.7844134

Yuan Ren, Sai-Weng Sin, C. Lam, M. Wong, U. Seng-Pan, R. Martins

引用次数: 6

Abstract

This paper presents a 4-channel power electronics (PE) controller front-end interface with input signal conditioning and analog-to-digital (A/D) conversion functions for different power electronics system applications. The proposed front-end is composed of a 4-channel continuous-time (CT) and discrete-time (DT) hybrid sigma-delta modulator (H-EAM) embedding an input programmable-gain (PGA) in the first CT stage in order to enhance the input dynamic range (DR). The second shared DT stage is designed to utilize multiple-sampling technique with a shared single Op-Amp for low power consumption. This PE controller front-end chip is fabricated with 65 nm CMOS technology. Measurement results show a high dynamic range of 98.3 dB and 84.2 dB SNDR, while achieving a power consumption of 68 μW per channel and a FoMs of 172–179 dB due to the dynamic range boost.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一种用于集成电力电子控制器的高DR多通道级共享混合前端

本文提出了一种具有输入信号调理和a /D转换功能的4通道电力电子控制器前端接口，用于不同的电力电子系统应用。该前端由一个4通道连续时间(CT)和离散时间(DT)混合σ - δ调制器(H-EAM)组成，在CT一级嵌入一个输入可编程增益(PGA)，以提高输入动态范围(DR)。第二个共享DT级设计为利用共享单个运算放大器的多采样技术来降低功耗。该PE控制器前端芯片采用65纳米CMOS技术制造。测量结果表明，该器件具有98.3 dB的高动态范围和84.2 dB的SNDR，同时由于动态范围提升，每通道功耗为68 μW, fom为172 ~ 179 dB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)

自引率

0.00%

发文量

期刊最新文献

Copyright page Fractional-N DPLL based low power clocking architecture for 1–14 Gb/s multi-standard transmitter A 16–43 GHz low-noise amplifer with 2.5–4.0 dB noise figure A 12 bit 150 MS/s 1.5 mW SAR ADC with adaptive radix DAC in 40 nm CMOS A low-power calibration-free fractional-N digital PLL with high linear phase interpolator