A burst mode, packet receiver with precision reset and automatic dark level compensation for optical bus communications

R. Swartz, Y. Ota, M. Tarsia, V. Archer
{"title":"A burst mode, packet receiver with precision reset and automatic dark level compensation for optical bus communications","authors":"R. Swartz, Y. Ota, M. Tarsia, V. Archer","doi":"10.1109/VLSIC.1993.920540","DOIUrl":null,"url":null,"abstract":"This paper describes a burst mode amplifier for packet mode, optical bus applications in the range of 1 Mb/s to 50 Mb/s. The circuit establishes an instantaneous logic threshold at the beginning of an optical data burst, handling photo-data packets differing by much as 50:1 in amplitude and separated by <145 ns, and with background light levels up to 100 times larger than the data signal.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"20","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1993 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1993.920540","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 20

Abstract

This paper describes a burst mode amplifier for packet mode, optical bus applications in the range of 1 Mb/s to 50 Mb/s. The circuit establishes an instantaneous logic threshold at the beginning of an optical data burst, handling photo-data packets differing by much as 50:1 in amplitude and separated by <145 ns, and with background light levels up to 100 times larger than the data signal.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种突发模式,具有精确复位和自动暗电平补偿的分组接收器,用于光总线通信
本文介绍了一种用于分组模式、光总线应用在1mb /s到50mb /s范围内的突发模式放大器。该电路在光数据爆发开始时建立瞬时逻辑阈值,处理振幅相差50:1的照片数据包,间隔<145 ns,背景光水平比数据信号大100倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Open/folded bit-line arrangement for ultra high-density DRAMs A new very fast pull-in PLL system with anti-pseudo-lock function A 3 V data transceiver chip for dual-mode cellular communication systems A 12.5 ns 16 Mb CMOS SRAM Low voltage mixed analog/digital circuit design for portable equipment
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1