From (integrated) circuits to systems of systems on chip in five decades: How did and will (IC) test technology keep up?

A. Ivanov
{"title":"From (integrated) circuits to systems of systems on chip in five decades: How did and will (IC) test technology keep up?","authors":"A. Ivanov","doi":"10.1109/MWSCAS.2007.4488835","DOIUrl":null,"url":null,"abstract":"The past five decades amount to mind boggling progress in IC design and manufacturing technology. In this period, we have gone from the inception of ICs to now what literally amounts to the integration of systems of systems on chip. Whereas experts debate the continued evolution of ICs according to Moore's law beyond the next decade, the advent of the complex integration of multi-physics systems is just in its infancy and is predicted to grow exponentially in the coming years. Designing and manufacturing complex ICs is of course a feat in itself. Testing and testability has often been taken for granted as a necessary (not to say evil) requirement. But who wants of an IC that cannot be duly tested, to ensure quality and reliability, especially when deployed in life-critical applications? Test technology, along with design technology has had to make enormous and rapid progress over the past half-century. Here, we highlight some of the key elements of IC test technology. We briefly mention some directions and challenges and opportunities for test technology in the near future, especially as multi-physics integrated systems of systems continue to emerge and progress on the volume production curves.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 50th Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2007.4488835","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

The past five decades amount to mind boggling progress in IC design and manufacturing technology. In this period, we have gone from the inception of ICs to now what literally amounts to the integration of systems of systems on chip. Whereas experts debate the continued evolution of ICs according to Moore's law beyond the next decade, the advent of the complex integration of multi-physics systems is just in its infancy and is predicted to grow exponentially in the coming years. Designing and manufacturing complex ICs is of course a feat in itself. Testing and testability has often been taken for granted as a necessary (not to say evil) requirement. But who wants of an IC that cannot be duly tested, to ensure quality and reliability, especially when deployed in life-critical applications? Test technology, along with design technology has had to make enormous and rapid progress over the past half-century. Here, we highlight some of the key elements of IC test technology. We briefly mention some directions and challenges and opportunities for test technology in the near future, especially as multi-physics integrated systems of systems continue to emerge and progress on the volume production curves.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
五十年来从集成电路到片上系统的系统:(IC)测试技术是如何以及将如何跟上?
在过去的50年里,集成电路设计和制造技术取得了令人难以置信的进步。在这一时期,我们已经从ic的初始阶段发展到现在的芯片上系统的集成。尽管专家们对未来十年根据摩尔定律的集成电路的持续发展争论不休,但多物理场系统复杂集成的出现才刚刚起步,预计在未来几年将呈指数级增长。设计和制造复杂的集成电路本身就是一项壮举。测试和可测试性通常被认为是必要的(不是邪恶的)需求。但是,谁想要一个不能经过适当测试的集成电路,以确保质量和可靠性,特别是当部署在生命关键的应用中时?在过去的半个世纪里,测试技术与设计技术一起取得了巨大而迅速的进步。在这里,我们重点介绍了IC测试技术的一些关键要素。我们简要地提到了测试技术在不久的将来的一些方向、挑战和机遇,特别是随着多物理场集成系统的不断出现和在量产曲线上的进展。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Image coding based on regular cosine-modulated filter banks Low power interference-robust UWB Low Noise Amplifier in 0.18-μm CMOS technology Constraint-based verification of delta-sigma modulators using interval analysis Efficient simulation of jitter tolerance for all-digital data recovery circuits On the theoretical limits of noise-gain-mismatch tradeoff in the design of multi-stage cascaded transistor amplifiers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1