Ultra-thin ZrO/sub 2/ (or silicate) with high thermal stability for CMOS gate applications

Z. Luo, T. Ma, E. Cartier, M. Copel, T. Tamagawa, B. Halpern
{"title":"Ultra-thin ZrO/sub 2/ (or silicate) with high thermal stability for CMOS gate applications","authors":"Z. Luo, T. Ma, E. Cartier, M. Copel, T. Tamagawa, B. Halpern","doi":"10.1109/VLSIT.2001.934986","DOIUrl":null,"url":null,"abstract":"With the dramatic scaling of the CMOS devices, ZrO/sub 2/ and its silicates (Qi et al., 1999; Ma et al., 1999) are considered to be among the most promising candidates to replace conventional SiO/sub 2/ as gate dielectrics. In this study, we report on the electrical and physical properties of ultra-thin Zr silicate/ZrO/sub 2/ films deposited by the jet-vapor-deposition (JVD) process (Guo et al., 1998). Both MOS capacitors and NMOSFETs were successfully fabricated. It is shown that films with equivalent oxide thickness (EOT) of 1 nm possess high thermal stability, low leakage, high reliability and other good electrical properties. Our analysis also shows that the composition of JVD films varies with thickness. Thinner films are found to be Zr silicate-like, whereas thicker films are likely graded with a transition to stoichiometric ZrO/sub 2/. The presence of a thermally stable Zr silicate layer may prevent the formation of interfacial SiO/sub 2/, despite the fact that as-deposited films are found to be oxygen rich. In contrast to most other ZrO/sub 2/ films reported in the literature, the EOTs of our films decrease after post deposition annealing. In addition, these films were found to survive annealing temperatures as high as 1000/spl deg/C, suggesting that JVD ZrO/sub 2//silicate can be used in a conventional CMOS process without the need for a replacement gate process.","PeriodicalId":232773,"journal":{"name":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2001.934986","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

With the dramatic scaling of the CMOS devices, ZrO/sub 2/ and its silicates (Qi et al., 1999; Ma et al., 1999) are considered to be among the most promising candidates to replace conventional SiO/sub 2/ as gate dielectrics. In this study, we report on the electrical and physical properties of ultra-thin Zr silicate/ZrO/sub 2/ films deposited by the jet-vapor-deposition (JVD) process (Guo et al., 1998). Both MOS capacitors and NMOSFETs were successfully fabricated. It is shown that films with equivalent oxide thickness (EOT) of 1 nm possess high thermal stability, low leakage, high reliability and other good electrical properties. Our analysis also shows that the composition of JVD films varies with thickness. Thinner films are found to be Zr silicate-like, whereas thicker films are likely graded with a transition to stoichiometric ZrO/sub 2/. The presence of a thermally stable Zr silicate layer may prevent the formation of interfacial SiO/sub 2/, despite the fact that as-deposited films are found to be oxygen rich. In contrast to most other ZrO/sub 2/ films reported in the literature, the EOTs of our films decrease after post deposition annealing. In addition, these films were found to survive annealing temperatures as high as 1000/spl deg/C, suggesting that JVD ZrO/sub 2//silicate can be used in a conventional CMOS process without the need for a replacement gate process.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
超薄ZrO/sub 2/(或硅酸盐)具有高热稳定性,适用于CMOS栅极应用
随着CMOS器件的急剧缩小,ZrO/sub 2/及其硅酸盐(Qi et al., 1999;Ma et al., 1999)被认为是最有希望取代传统SiO/sub 2/作为栅极介质的候选材料之一。在这项研究中,我们报告了通过喷射气相沉积(JVD)工艺沉积的超薄Zr硅酸盐/ZrO/sub 2/薄膜的电学和物理性能(Guo et al., 1998)。成功制备了MOS电容器和nmosfet。结果表明,等效氧化厚度(EOT)为1 nm的薄膜具有高热稳定性、低漏损、高可靠性等良好的电学性能。我们的分析还表明,JVD膜的组成随厚度的变化而变化。较薄的薄膜呈硅酸Zr状,而较厚的薄膜可能随着化学计量量的转变而渐变为ZrO/sub 2/。热稳定的Zr硅酸盐层的存在可能会阻止界面SiO/ sub2 /的形成,尽管发现沉积膜是富氧的。与文献报道的大多数ZrO/ sub2 /薄膜相比,我们的薄膜在沉积后退火后的eot降低。此外,这些薄膜可以在高达1000/spl℃的退火温度下存活,这表明JVD ZrO/sub 2//硅酸盐可以在传统的CMOS工艺中使用,而无需更换栅工艺。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices Highly manufacturable and high performance SDR/DDR 4 Gb DRAM 50 nm SOI CMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation High-performance 157 nm resist based on fluorine-containing polymer A multi-gate dielectric technology using hydrogen pre-treatment for 100 nm generation system-on-a-chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1