NBTI Degradation and Recovery in Nanowire FETs

Abstract

Following the downscaling roadmap for planar MOSFETs, non-planar (3-D) multiple-gate architectures are becoming essential for ultimate scaling of CMOS devices. Negative bias temperature instability (NBTI) is one of the key device reliability issues which exhibit some different features at nanoscale. In this work, the NBTI reliability issues of p-channel gate-all-around silicon nanowire transistors (SNWTs) have been investigated. When stressed, NBTI behavior in SNWTs show fast initial degradation, quick degradation saturation and then a special recovery behavior.