Towards an ADC BIST scheme using the histogram test technique

F. Azaïs, S. Bernard, Y. Betrand, M. Renovell
{"title":"Towards an ADC BIST scheme using the histogram test technique","authors":"F. Azaïs, S. Bernard, Y. Betrand, M. Renovell","doi":"10.1109/ETW.2000.873779","DOIUrl":null,"url":null,"abstract":"This paper discusses the viability of a BIST implementation for the sinusoidal histogram technique classically used for ADC testing. An original approach based on (i) approximations to estimate the ADC parameters, (ii) decomposition of the global test in a code-after-code test procedure and (iii) piecewise approximation to compute the ideal histogram is developed. These three features allow a significant reduction of the required operative resources as well as the required memory resources dedicated to the storage of both experimental and reference data.","PeriodicalId":255826,"journal":{"name":"Proceedings IEEE European Test Workshop","volume":"72 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"85","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings IEEE European Test Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ETW.2000.873779","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 85

Abstract

This paper discusses the viability of a BIST implementation for the sinusoidal histogram technique classically used for ADC testing. An original approach based on (i) approximations to estimate the ADC parameters, (ii) decomposition of the global test in a code-after-code test procedure and (iii) piecewise approximation to compute the ideal histogram is developed. These three features allow a significant reduction of the required operative resources as well as the required memory resources dedicated to the storage of both experimental and reference data.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于直方图测试技术的ADC BIST方案
本文讨论了经典用于ADC测试的正弦直方图技术的BIST实现的可行性。一种基于(i)估计ADC参数的近似,(ii)在代码对代码的测试过程中分解全局测试和(iii)计算理想直方图的分段近似的原始方法被开发出来。这三个功能可以显著减少所需的操作资源以及用于存储实验和参考数据的所需内存资源。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low cost concurrent test implementation for linear digital systems LEAP: An accurate defect-free I/sub DDQ/ estimator Fast and low-area TPGs based on T-type flip-flops can be easily integrated to the scan path RTL-based functional test generation for high defects coverage in digital SOCs Hierarchical defect-oriented fault simulation for digital circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1