Negative capacitance enables FinFET and FDSOI scaling to 2 nm node

V. Hu, P. Chiu, A. Sachid, C. Hu
{"title":"Negative capacitance enables FinFET and FDSOI scaling to 2 nm node","authors":"V. Hu, P. Chiu, A. Sachid, C. Hu","doi":"10.1109/IEDM.2017.8268443","DOIUrl":null,"url":null,"abstract":"The scaling potential of negative capacitance FinFET and FDSOI (NC-FinFET and NC-FDSOI) are studied for technology nodes down to 2nm. According to ITRS 2.0, FinFET scaling ends at 6/5nm node due to the scaling limits of fin width (6 nm Wfm) and FDSOI scaling ends at 11/10 nm due to scaling limit of the channel thickness (3 nm Tch). We present TCAD simulation evidence that using these Wfin and Tch, and negative capacitance enables FinFET and FDSOI scaling to 2 nm node. NC-FinFET and NC-FDSOI at 2 nm node show Ioff < 100nA/μm and 10%∼29% higher Ion compared with 2nm FinFET(97μA/μm Ioff) and FDSOI(46μA/μm Ioff). NC-FDSOI exhibits similarly strong back-gate bias effects on Ioff and Ion compared with FDSOI.","PeriodicalId":412333,"journal":{"name":"2017 IEEE International Electron Devices Meeting (IEDM)","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2017.8268443","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

Abstract

The scaling potential of negative capacitance FinFET and FDSOI (NC-FinFET and NC-FDSOI) are studied for technology nodes down to 2nm. According to ITRS 2.0, FinFET scaling ends at 6/5nm node due to the scaling limits of fin width (6 nm Wfm) and FDSOI scaling ends at 11/10 nm due to scaling limit of the channel thickness (3 nm Tch). We present TCAD simulation evidence that using these Wfin and Tch, and negative capacitance enables FinFET and FDSOI scaling to 2 nm node. NC-FinFET and NC-FDSOI at 2 nm node show Ioff < 100nA/μm and 10%∼29% higher Ion compared with 2nm FinFET(97μA/μm Ioff) and FDSOI(46μA/μm Ioff). NC-FDSOI exhibits similarly strong back-gate bias effects on Ioff and Ion compared with FDSOI.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
负电容使FinFET和FDSOI可以扩展到2nm节点
研究了负电容FinFET和FDSOI (NC-FinFET和NC-FDSOI)在2nm以下的技术节点上的缩放电位。根据ITRS 2.0,由于翅片宽度的缩放限制(6 nm Wfm), FinFET的缩放结束在6/5nm节点,而FDSOI的缩放结束在11/10 nm节点,由于通道厚度的缩放限制(3 nm Tch)。我们提供的TCAD仿真证据表明,使用这些Wfin和Tch以及负电容可以使FinFET和FDSOI缩放到2nm节点。NC-FinFET和NC-FDSOI在2nm节点的off值< 100nA/μm,比2nm的FinFET(97μA/μm off)和FDSOI(46μA/μm off)高10% ~ 29%。与FDSOI相比,NC-FDSOI对Ioff和Ion表现出类似的强后门偏置效应。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A novel triboelectric nanogenerator with high performance and long duration time of sinusoidal current generation Lab on skin™: 3D monolithically integrated zero-energy micro/nanofludics and FD SOI ion sensitive FETs for wearable multi-sensing sweat applications NbO2 based threshold switch device with high operating temperature (>85°C) for steep-slope MOSFET (∼2mV/dec) with ultra-low voltage operation and improved delay time Time-dependent variability in RRAM-based analog neuromorphic system for pattern recognition Energy-efficient all fiber-based local body heat mapping circuitry combining thermistor and memristor for wearable healthcare device
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1