CMOS SRAM test based on quiescent supply current in write operation

M. Hashizume, K. Taga, T. Koyama, T. Tamesada
{"title":"CMOS SRAM test based on quiescent supply current in write operation","authors":"M. Hashizume, K. Taga, T. Koyama, T. Tamesada","doi":"10.1109/MTDT.1995.518080","DOIUrl":null,"url":null,"abstract":"A large quiescent supply current of mA order flows when a data is written in a CMOS SRAM IC. In this paper, we discuss whether faulty CMOS SRAM ICs, which can not produce the expected outputs, can be detected by measuring quiescent supply currents generated in write operations instead of output logic values. A fault detection method based on the supply current is proposed and is evaluated by some experiments. The method detects 62% of the faulty CMOS SRAM ICs used in the experiments with a small number of test inputs. Also, the total test time can be reduced if the method is used as a pretest method of functional testing. These results suggest that faulty CMOS SRAM ICs can be detected by measuring the supply currents in write operations.","PeriodicalId":318070,"journal":{"name":"Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MTDT.1995.518080","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A large quiescent supply current of mA order flows when a data is written in a CMOS SRAM IC. In this paper, we discuss whether faulty CMOS SRAM ICs, which can not produce the expected outputs, can be detected by measuring quiescent supply currents generated in write operations instead of output logic values. A fault detection method based on the supply current is proposed and is evaluated by some experiments. The method detects 62% of the faulty CMOS SRAM ICs used in the experiments with a small number of test inputs. Also, the total test time can be reduced if the method is used as a pretest method of functional testing. These results suggest that faulty CMOS SRAM ICs can be detected by measuring the supply currents in write operations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于静态电源电流写入操作的CMOS SRAM测试
当数据写入CMOS SRAM IC时,会有大量mA阶的静态电源电流流过。本文讨论了是否可以通过测量写入操作中产生的静态电源电流而不是输出逻辑值来检测不能产生预期输出的故障CMOS SRAM IC。提出了一种基于电源电流的故障检测方法,并通过实验进行了验证。该方法通过少量测试输入检测实验中使用的62%的故障CMOS SRAM ic。此外,如果将该方法用作功能测试的预测试方法,则可以减少总测试时间。这些结果表明,可以通过测量写入操作中的电源电流来检测故障的CMOS SRAM ic。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Gallium arsenide MESFET memory architectures Composition of multiple faults in RAMs Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems A new serial sensing approach for multistorage non-volatile memories An efficient test method for embedded multi-port RAM with BIST circuitry
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1