A Multi Vt Approach for Silicon Nanotube FET with Halo Implantation for Improved DIBL

Avtar Singh, S. Chaudhury, C. Sarkar, I. Hussain, A. Ganguly
{"title":"A Multi Vt Approach for Silicon Nanotube FET with Halo Implantation for Improved DIBL","authors":"Avtar Singh, S. Chaudhury, C. Sarkar, I. Hussain, A. Ganguly","doi":"10.1109/EDKCON.2018.8770441","DOIUrl":null,"url":null,"abstract":"An effective way to get multiple threshold voltage modulation scheme in Silicon nano tube FET combining unbalanced halo doping is proposed and verified by 3D TCAD Simulator. The typical choice to accomplish multiple threshold voltages is by choosing the appropriate gate work-function for each device. But this results in higher process complexity. In this report we demonstrate the multiple Vtsolution for Si-NTFET at 14 nm technology node. Using HALO at source side, the simulated DIBL (Drain induced Barrier Lowering)characteristics shows notable improvement.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"100 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770441","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

An effective way to get multiple threshold voltage modulation scheme in Silicon nano tube FET combining unbalanced halo doping is proposed and verified by 3D TCAD Simulator. The typical choice to accomplish multiple threshold voltages is by choosing the appropriate gate work-function for each device. But this results in higher process complexity. In this report we demonstrate the multiple Vtsolution for Si-NTFET at 14 nm technology node. Using HALO at source side, the simulated DIBL (Drain induced Barrier Lowering)characteristics shows notable improvement.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于晕注入的硅纳米管场效应管的多Vt方法
提出了一种结合不平衡晕掺杂的硅纳米管场效应管多阈值电压调制方案,并通过三维TCAD模拟器进行了验证。实现多个阈值电压的典型选择是为每个器件选择适当的栅极工作函数。但是这会导致更高的过程复杂性。在本报告中,我们展示了Si-NTFET在14nm技术节点上的多晶体管解决方案。在源侧使用HALO后,模拟的DIBL (Drain induced Barrier reduction)特性得到了显著改善。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Stability Performance Comparison of a MTJ Memory Device Using Low-Dimensional HfO2, A12O3, La2O3 and h-BN as Composite Dielectric Stress Tuning in NanoScale FinFETs at 7nm Modeling Short Channel Behavior of Proposed Work Function Engineered High-k Gate Stack DG MOSFET with Vertical Gaussian Doping Study of Ag Doped SnO2 Film and its Response Towards Aromatic Compounds Present in Tea Stress Analysis in Uniaxially Strained-SiGe Channel FinFETs at 7N Technology Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1