A 1.8 V, 1 MS/s, 85 dB SNR 2+2 mash /spl Sigma//spl Delta/ modulator with /spl plusmn/0.9 V reference voltage

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI:10.1109/VLSIC.2003.1221165

Kye-Shin Lee, F. Maloberti

引用次数: 3

Abstract

A 1.8 V, 1 MS/s, 85 dB SNR 2+2 mash /spl Sigma//spl Delta/ modulator with /spl plusmn/0.9 V reference voltage is realized by using the swing reduction structure. This structure limits the output swing of all the integrators within half the reference voltage. Thus, low voltage and high speed operation is possible with even high reference voltage without degrading the performance of the modulator. The circuit is fabricated in CMOS 0.35 /spl mu/m process with chip size of 2.5/spl times/2.5 mm/sup 2/.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一个1.8 V, 1 MS/s, 85 dB信噪比2+2 mash /spl Sigma//spl Delta/调制器，参考电压/spl plusmn/0.9 V

采用减摆结构实现了一个1.8 V、1 MS/s、85 dB信噪比2+2 mash /spl Sigma//spl Delta/调制器，参考电压为/spl plusmn/0.9 V。这种结构将所有积分器的输出摆幅限制在参考电压的一半以内。因此，在不降低调制器性能的情况下，即使具有高参考电压，也可以实现低电压和高速操作。电路采用CMOS 0.35 /spl mu/m工艺，芯片尺寸为2.5/spl times/2.5 mm/sup 2/。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)

自引率

0.00%

发文量

期刊最新文献

RF CMOS comes of age A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology On-die droop detector for analog sensing of power supply noise A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering