24.9 A 128-QAM 60GHz CMOS transceiver for IEEE802.11ay with calibration of LO feedthrough and I/Q imbalance

Jian Pang, S. Maki, Seitaro Kawai, Noriaki Nagashima, Yuuki Seo, Masato Dome, Hisashi Kato, M. Katsuragi, K. Kimura, Satoshi Kondo, Y. Terashima, Hanli Liu, T. Siriburanon, A. Narayanan, Nurul Fajri, T. Kaneko, Toru Yoshioka, Bangan Liu, Yun Wang, Rui Wu, Ning Li, K. K. Tokgoz, M. Miyahara, K. Okada, A. Matsuzawa
{"title":"24.9 A 128-QAM 60GHz CMOS transceiver for IEEE802.11ay with calibration of LO feedthrough and I/Q imbalance","authors":"Jian Pang, S. Maki, Seitaro Kawai, Noriaki Nagashima, Yuuki Seo, Masato Dome, Hisashi Kato, M. Katsuragi, K. Kimura, Satoshi Kondo, Y. Terashima, Hanli Liu, T. Siriburanon, A. Narayanan, Nurul Fajri, T. Kaneko, Toru Yoshioka, Bangan Liu, Yun Wang, Rui Wu, Ning Li, K. K. Tokgoz, M. Miyahara, K. Okada, A. Matsuzawa","doi":"10.1109/ISSCC.2017.7870442","DOIUrl":null,"url":null,"abstract":"The 60GHz carrier with 9GHz bandwidth enables ultra-high-speed wireless communication in recent years [1–4]. To meet the demand from rapidly-increasing data traffic, the IEEE802.11ay standard is one of the most promising candidates aiming for 100Gb/s data-rate. Both higher-order digital modulation such as 128QAM and channel bonding at 60GHz are considered to be used in the IEEE802.11ay standard. However, the more severe requirements of LO feedthrough (LOFT) and image-rejection ratio (IMRR) have to be satisfied, so much higher accuracy in built-in calibration circuitry is required across the entire 9GHz spectrum for LOFT and I/Q imbalance calibration to achieve the required EVM.","PeriodicalId":269679,"journal":{"name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"173 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2017.7870442","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

The 60GHz carrier with 9GHz bandwidth enables ultra-high-speed wireless communication in recent years [1–4]. To meet the demand from rapidly-increasing data traffic, the IEEE802.11ay standard is one of the most promising candidates aiming for 100Gb/s data-rate. Both higher-order digital modulation such as 128QAM and channel bonding at 60GHz are considered to be used in the IEEE802.11ay standard. However, the more severe requirements of LO feedthrough (LOFT) and image-rejection ratio (IMRR) have to be satisfied, so much higher accuracy in built-in calibration circuitry is required across the entire 9GHz spectrum for LOFT and I/Q imbalance calibration to achieve the required EVM.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
24.9用于IEEE802.11ay的128-QAM 60GHz CMOS收发器,具有LO馈通和I/Q不平衡校准
近年来,60GHz载波和9GHz带宽使得超高速无线通信成为可能[1-4]。为了满足快速增长的数据流量需求,IEEE802.11ay标准是最有希望实现100Gb/s数据速率的候选标准之一。在IEEE802.11ay标准中,高阶数字调制(如128QAM)和60GHz的信道绑定都被认为是使用的。然而,必须满足LO馈通(LOFT)和图像抑制比(IMRR)的更严格要求,因此需要在整个9GHz频谱内的内置校准电路中实现更高的精度,用于LOFT和I/Q不平衡校准,以实现所需的EVM。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
20.7 A 13.8µW binaural dual-microphone digital ANSI S1.11 filter bank for hearing aids with zero-short-circuit-current logic in 65nm CMOS 21.6 A 12nW always-on acoustic sensing and object recognition microsystem using frequency-domain feature extraction and SVM classification 7.4 A 915MHz asymmetric radio using Q-enhanced amplifier for a fully integrated 3×3×3mm3 wireless sensor node with 20m non-line-of-sight communication 13.5 A 0.35-to-2.6GHz multilevel outphasing transmitter with a digital interpolating phase modulator enabling up to 400MHz instantaneous bandwidth 5.1 A 5×80W 0.004% THD+N automotive multiphase Class-D audio amplifier with integrated low-latency ΔΣ ADCs for digitized feedback after the output filter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1