Well-Posed Verilog-A Compact Model for Phase Change Memory

Shruti R. Kulkarni, Deepak Kadetotad, Jae-sun Seo, B. Rajendran
{"title":"Well-Posed Verilog-A Compact Model for Phase Change Memory","authors":"Shruti R. Kulkarni, Deepak Kadetotad, Jae-sun Seo, B. Rajendran","doi":"10.1109/SISPAD.2018.8551667","DOIUrl":null,"url":null,"abstract":"In this work, we demonstrate a well-posed compact model for phase change memory (PCM) devices based on Ge2 Sb2 Te5, (GST) chalcogenide. This model supports all modes of simulation including transient, DC, and AC. The model is developed in Verilog-A and simulated using HSPICE. It is computationally simple and successfully captures the key high level behaviors of memory switching, including the resistance dependence on programming voltages, currents and pulse time-scales.","PeriodicalId":170070,"journal":{"name":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"72 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2018.8551667","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this work, we demonstrate a well-posed compact model for phase change memory (PCM) devices based on Ge2 Sb2 Te5, (GST) chalcogenide. This model supports all modes of simulation including transient, DC, and AC. The model is developed in Verilog-A and simulated using HSPICE. It is computationally simple and successfully captures the key high level behaviors of memory switching, including the resistance dependence on programming voltages, currents and pulse time-scales.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
良好定位verilog -相变存储器的紧凑模型
在这项工作中,我们展示了一个基于Ge2 Sb2 Te5, (GST)硫属化物的相变存储器(PCM)器件的完备紧凑模型。该模型支持所有模式的仿真,包括瞬态、直流和交流。该模型是在Verilog-A中开发的,并使用HSPICE进行仿真。它计算简单,并成功捕获了存储开关的关键高级行为,包括对编程电压,电流和脉冲时间尺度的电阻依赖。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Modeling Channel Length Scaling Impact on NBTI in RMG Si p-FinFETs Simulation of Hot-Electron Effects with Multi-band Semiconductor Devices Statistical Variability Simulation of Novel Capacitor-less Z2FET DRAM: From Transistor to}Circuit A versatile harmonic balance method in a parallel framework Inter-band coupling in Empirical Pseudopotential Method based bandstructure calculations of group IV and III-V nanostructures
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1