ESD Diode Devices Simulation and Analysis in a FinFET Technology

Yunhao Li, Yize Wang, Yuan Wang
{"title":"ESD Diode Devices Simulation and Analysis in a FinFET Technology","authors":"Yunhao Li, Yize Wang, Yuan Wang","doi":"10.23919/IEDS48938.2021.9468834","DOIUrl":null,"url":null,"abstract":"As CMOS scales down to FinFET technology, the performance of ESD devices degenerates seriously. In this work, two types of ESD protection diodes, Gated Diode and STI Diode, are investigatedin 14nm FinFET technology. The corresponding 3D TCAD simulation helps to understand the working mechanism for the above two diodes.","PeriodicalId":174954,"journal":{"name":"2020 International EOS/ESD Symposium on Design and System (IEDS)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International EOS/ESD Symposium on Design and System (IEDS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/IEDS48938.2021.9468834","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

As CMOS scales down to FinFET technology, the performance of ESD devices degenerates seriously. In this work, two types of ESD protection diodes, Gated Diode and STI Diode, are investigatedin 14nm FinFET technology. The corresponding 3D TCAD simulation helps to understand the working mechanism for the above two diodes.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于FinFET技术的ESD二极管器件仿真与分析
随着CMOS向FinFET技术的缩小,ESD器件的性能严重退化。本文研究了两种类型的ESD保护二极管,门控二极管和STI二极管,用于14nm FinFET技术。相应的三维TCAD仿真有助于理解上述两个二极管的工作机理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
EOS/ESD Manufacturing Mitigation Review Pulse Frequency Effects on Probability of ESD Soft Failures For a Specific Camera Subsystem Optimization of NPN ESD Protection Device for Improved Failure Current DDSCR Device Structure Fabricated on 0.5 µm CMOS Process Investigation on Fabrication-induced High-leakage Issue of an Overdrive ESD Power Clamp in Advanced FinFET Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1