An 8 Gbps fast-locked automatic gain control for PAM receiver

Guo-Wei Wu, Wei-Zen Chen, Shih-Hao Huang
{"title":"An 8 Gbps fast-locked automatic gain control for PAM receiver","authors":"Guo-Wei Wu, Wei-Zen Chen, Shih-Hao Huang","doi":"10.1109/ASSCC.2009.5357153","DOIUrl":null,"url":null,"abstract":"An 8 Gbps automatic gain control (AGC) loop for PAM receiver is proposed. Incorporating digital intensive gain control scheme, the dynamic range of the variable gain amplifier is 22 dB with a resolution of 0.9 dB/step. The locking time of the AGC loop is less than 200 ns and independent of input amplitude. Fabricated in a 0.18 μm CMOS technology, the chip size is 0.62 mm × 0.62 mm. The total power dissipation is 84 mW from a 1.8 V supply.","PeriodicalId":263023,"journal":{"name":"2009 IEEE Asian Solid-State Circuits Conference","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2009.5357153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

An 8 Gbps automatic gain control (AGC) loop for PAM receiver is proposed. Incorporating digital intensive gain control scheme, the dynamic range of the variable gain amplifier is 22 dB with a resolution of 0.9 dB/step. The locking time of the AGC loop is less than 200 ns and independent of input amplitude. Fabricated in a 0.18 μm CMOS technology, the chip size is 0.62 mm × 0.62 mm. The total power dissipation is 84 mW from a 1.8 V supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于PAM接收机的8gbps快速锁定自动增益控制
提出了一种用于PAM接收机的8gbps自动增益控制环路。采用数字强化增益控制方案,可变增益放大器的动态范围为22 dB,分辨率为0.9 dB/步。AGC回路的锁定时间小于200ns,且与输入幅值无关。采用0.18 μm CMOS工艺,芯片尺寸为0.62 mm × 0.62 mm。1.8 V电源的总功耗为84 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A rate-controllable near-lossless data compression IP for HDTV decoder LSI in 65nm CMOS An accurate current reference using temperature and process compensation current mirror A charge pump current missmatch calibration technique for ΔΣ fractional-N PLLs in 0.18-μm CMOS A real-time ECG QRS detection ASIC based on wavelet multiscale analysis A 1.8dB NF 300mW SiP for 2.6GHz diversity S-DMB application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1