A New Approach to Produce Cost-effective Known Good Die

W. Kim, S. Lee, I. Hyun, K. Lee, J.M. Park
{"title":"A New Approach to Produce Cost-effective Known Good Die","authors":"W. Kim, S. Lee, I. Hyun, K. Lee, J.M. Park","doi":"10.1109/ICMCM.1994.753522","DOIUrl":null,"url":null,"abstract":"Known good die is an enabling technology for the application on the wide range of electronic industry especially for multichip module application. Wafer level burn-in is an ideal methodology to produce KGD's, but there needs a considerable amount of time until it emerges to a viable process which should be practical and economical. In the mean time, die level burn-in becomes a common method to produce KGD for its practical application as several different types of burn-in carriers are commercially available. In this paper, a new cost effective process to produce KGD is proposed. Conventional wire bonding method was applied for electrical interconnection from chip to printed circuit board, designed for testing several chip together with a multichip holder. A proprietary tool was applied to cut gold wire from bond pad. Mass production of KGD was possible with the new process. Engineering samples, I Meg slow static RAM, produced by the new process showed excellent reliability and provided a significant amount of engineering data. It is believed that the new process can produce known good bare die most economically among existing die level burn-in methods. Because it used well established wire bonding technology rather than burn-in carrier to provide temporary contact between chip to test equipment which quite often proved unreliable in terms of contact resistance and can be used only limited number of times.","PeriodicalId":363745,"journal":{"name":"Proceedings of the International Conference on Multichip Modules","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the International Conference on Multichip Modules","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMCM.1994.753522","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Known good die is an enabling technology for the application on the wide range of electronic industry especially for multichip module application. Wafer level burn-in is an ideal methodology to produce KGD's, but there needs a considerable amount of time until it emerges to a viable process which should be practical and economical. In the mean time, die level burn-in becomes a common method to produce KGD for its practical application as several different types of burn-in carriers are commercially available. In this paper, a new cost effective process to produce KGD is proposed. Conventional wire bonding method was applied for electrical interconnection from chip to printed circuit board, designed for testing several chip together with a multichip holder. A proprietary tool was applied to cut gold wire from bond pad. Mass production of KGD was possible with the new process. Engineering samples, I Meg slow static RAM, produced by the new process showed excellent reliability and provided a significant amount of engineering data. It is believed that the new process can produce known good bare die most economically among existing die level burn-in methods. Because it used well established wire bonding technology rather than burn-in carrier to provide temporary contact between chip to test equipment which quite often proved unreliable in terms of contact resistance and can be used only limited number of times.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种生产具有成本效益的已知优良模具的新方法
已知好的模具是一种广泛应用于电子工业特别是多芯片模块应用的使能技术。晶圆级烧蚀是生产KGD的理想方法,但需要相当长的时间,直到它出现一个可行的过程,应该是实用和经济的。同时,由于市面上有几种不同类型的烧蚀载体,因此模具级烧蚀已成为生产KGD的常用方法。本文提出了一种经济有效的生产KGD的新工艺。芯片与印刷电路板的电气互连采用传统的线接方法,设计了一个多芯片支架,用于测试多个芯片。采用专有工具从焊盘上切割金丝。新工艺使KGD的批量生产成为可能。新工艺生产的1 Meg慢速静态RAM工程样品显示出出色的可靠性,并提供了大量的工程数据。认为在现有的模具级烧旧方法中,新工艺能最经济地生产出已知质量好的裸模。因为它使用了成熟的线键合技术,而不是烧坏载体来提供芯片之间的临时接触,以测试设备,这往往被证明在接触电阻方面不可靠,只能使用有限的次数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Volume Implementation of MCM-D Based Cache SRAM Products for Workstation and PC Applications Evaluation of Ionic Salt Photodefinable Polyimides As Mcm-D Dielectrics with Copper Metallization An Application Strategy for Scm-L and Mcm-L Using High Density Laminate Technologies Integrated Flex: Rigid-Flex Capability in a High Performance Mcm Multichip module technologies for high-speed ATM switching systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1