Mohammad Hassan Pass, S. Sayedi, Seyed Amir Reza Ahmadi Mehr
{"title":"Design and Implementation of a Low Power Time-to-Digital Converter for Pixel Application","authors":"Mohammad Hassan Pass, S. Sayedi, Seyed Amir Reza Ahmadi Mehr","doi":"10.1109/IICM57986.2022.10152375","DOIUrl":null,"url":null,"abstract":"In this paper, a structure for time-to-digital converter (TDC) is proposed. In the structure, three measuring stages with different accuracies are used to reach a high dynamic range. Also in the design, a gated ring oscillator is used to reduce power consumption. The oscillator has an eight phase output, and the TDC resolution reaches to one-eighth of its period. In the circuit, when the stop signal arrives and the digital result is specified, the circuit stops the oscillation of the ring oscillator to prevent further power consumption. The proposed time-to-digital converter is implemented in a 65nm technology. Its resolution is 180ps, its average power consumption is 119µW, and its area is 644µm2.","PeriodicalId":131546,"journal":{"name":"2022 Iranian International Conference on Microelectronics (IICM)","volume":"87 7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-12-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 Iranian International Conference on Microelectronics (IICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IICM57986.2022.10152375","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
In this paper, a structure for time-to-digital converter (TDC) is proposed. In the structure, three measuring stages with different accuracies are used to reach a high dynamic range. Also in the design, a gated ring oscillator is used to reduce power consumption. The oscillator has an eight phase output, and the TDC resolution reaches to one-eighth of its period. In the circuit, when the stop signal arrives and the digital result is specified, the circuit stops the oscillation of the ring oscillator to prevent further power consumption. The proposed time-to-digital converter is implemented in a 65nm technology. Its resolution is 180ps, its average power consumption is 119µW, and its area is 644µm2.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
