Facsimile shading corrector

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1984.1156566

M. Togashi, S. Sato, S. Ohshima, K. Aruga, T. Nakamura

引用次数: 4

Abstract

This paper will cover a 5.7mm × 5.73mm chip with 9000 transistors using 3μm CMOS technology and a dissipation of 200mW. The processor incorporates an on-chip 6b parallel ADC and achieves 3% correction accuracy at a 1MHz conversion rate.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

传真阴影校正器

本文将介绍一个5.7mm × 5.73mm的芯片，采用3μm CMOS技术，拥有9000个晶体管，功耗为200mW。该处理器集成了片上6b并行ADC，在1MHz转换速率下实现了3%的校正精度。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量

期刊最新文献

A single-chip 20 channel speech spectrum analyzer An experimental 1Mb DRAM with on-chip voltage limiter A monolithic programmable speech synthesizer with voice recognition A 288Kb CMOS pseudo SRAM A 45ns 16×16 CMOS multiplier