Electrical Characteristics Assessment of Gate Metal and Source Pocket Engineered DG-TFET for Low Power Analog Applications

Jaya Madan, Rupinder Kaur, Rajnish Sharma, R. Pandey, R. Chaujar
{"title":"Electrical Characteristics Assessment of Gate Metal and Source Pocket Engineered DG-TFET for Low Power Analog Applications","authors":"Jaya Madan, Rupinder Kaur, Rajnish Sharma, R. Pandey, R. Chaujar","doi":"10.1109/EDKCON.2018.8770462","DOIUrl":null,"url":null,"abstract":"Tunnel Field Effect Transistors (TFET)offers low leakage current and allows good scalability, however, they suffer from low ON-current. Here, in this work, the gate metal engineering scheme and n+ source pocket scheme has been integrated to overcome the major roadblocks of TFET. In this regard, 4 types of TFET architectures, namely the double gate TFET (DG-TFET), gate metal engineered DG-TFET (GME-DG-TFET), source pocket DG-TFET (SP-DG-TFET), and GME-SP-DG-TFET (which integrate the merits of GME and SP engineering)are investigated. The electrical characteristics and analog parameters in terms of surface potential, energy bands, band to band tunneling rate, electric field, drain current, current switching ratio, ambipolar current, threshold voltage, and subthreshold swing are assessed for all the devices. It is investigated that the combined merits of GME and SP consequently result in superior analog performance of DG-TFET. Remarkable improvement in terms of the ON-state drain current from an order of 1010 A to 1012A and decrease in Vth of 27.71% has been obtained for GME-SP-DG-TFET as compared to DG-TFET.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"168 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770462","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Tunnel Field Effect Transistors (TFET)offers low leakage current and allows good scalability, however, they suffer from low ON-current. Here, in this work, the gate metal engineering scheme and n+ source pocket scheme has been integrated to overcome the major roadblocks of TFET. In this regard, 4 types of TFET architectures, namely the double gate TFET (DG-TFET), gate metal engineered DG-TFET (GME-DG-TFET), source pocket DG-TFET (SP-DG-TFET), and GME-SP-DG-TFET (which integrate the merits of GME and SP engineering)are investigated. The electrical characteristics and analog parameters in terms of surface potential, energy bands, band to band tunneling rate, electric field, drain current, current switching ratio, ambipolar current, threshold voltage, and subthreshold swing are assessed for all the devices. It is investigated that the combined merits of GME and SP consequently result in superior analog performance of DG-TFET. Remarkable improvement in terms of the ON-state drain current from an order of 1010 A to 1012A and decrease in Vth of 27.71% has been obtained for GME-SP-DG-TFET as compared to DG-TFET.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
低功耗模拟应用中栅极金属和源袋工程DG-TFET的电特性评估
隧道场效应晶体管(ttfet)具有低漏电流和良好的可扩展性,但其导通电流低。在本工作中,栅极金属工程方案和n+源袋方案相结合,克服了TFET的主要障碍。在这方面,研究了四种类型的TFET结构,即双栅极TFET (DG-TFET),栅极金属工程DG-TFET (GME-DG-TFET),源口袋DG-TFET (SP-DG-TFET)和GME-SP-DG-TFET(集成了GME和SP工程的优点)。对所有器件的表面电位、能带、带间隧道速率、电场、漏极电流、电流开关比、双极电流、阈值电压和亚阈值摆幅等电特性和模拟参数进行了评估。研究了GME和SP的综合优点,从而使DG-TFET具有优越的模拟性能。与DG-TFET相比,GME-SP-DG-TFET的导通态漏极电流从1010a提高到1012A数量级,Vth降低了27.71%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Stability Performance Comparison of a MTJ Memory Device Using Low-Dimensional HfO2, A12O3, La2O3 and h-BN as Composite Dielectric Stress Tuning in NanoScale FinFETs at 7nm Modeling Short Channel Behavior of Proposed Work Function Engineered High-k Gate Stack DG MOSFET with Vertical Gaussian Doping Study of Ag Doped SnO2 Film and its Response Towards Aromatic Compounds Present in Tea Stress Analysis in Uniaxially Strained-SiGe Channel FinFETs at 7N Technology Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1