Power--Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems

Ali Aalsaud, R. Shafik, A. Rafiev, Fei Xia, Sheng Yang, A. Yakovlev
{"title":"Power--Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems","authors":"Ali Aalsaud, R. Shafik, A. Rafiev, Fei Xia, Sheng Yang, A. Yakovlev","doi":"10.1145/2934583.2934612","DOIUrl":null,"url":null,"abstract":"Modern embedded systems execute multiple applications, both sequentially and concurrently. These applications are exercised on heterogeneous platforms generating varying power consumption and system workloads (CPU or memory intensive or both). As a result, determining the most energy-efficient system configuration (i.e. the number of parallel threads, their core allocations and operating frequencies) tailored for each kind of workload and application scenario is extremely challenging. In this paper, we propose a novel runtime optimization approach with the aim of achieving maximized power normalized performance considering dynamic variation of workload and application scenarios. Fundamental to this approach is a comprehensive study to investigate the tradeoffs between inter-application concurrency with performance and power consumption under different system configurations. Using real experimental measurements on an Odroid XU-3 heterogeneous platform with a number of PARSEC benchmark applications, we model power normalized performance (in terms of IPS/Watt) underpinning analytical power and performance models, derived through multivariate linear regression (MLR). Using these models, we show that with increasing number of concurrent CPU intensive applications show variable gains in IPS/Watt compared to the memory intensive applications in both sequential and concurrent application scenarios. Furthermore, we demonstrate that it is possible to continuously adapt system configuration through a low-cost and linear-complexity runtime algorithm, which can improve the IPS/Watt by up to 125% compared to the existing approach.","PeriodicalId":142716,"journal":{"name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"44","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2934583.2934612","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 44

Abstract

Modern embedded systems execute multiple applications, both sequentially and concurrently. These applications are exercised on heterogeneous platforms generating varying power consumption and system workloads (CPU or memory intensive or both). As a result, determining the most energy-efficient system configuration (i.e. the number of parallel threads, their core allocations and operating frequencies) tailored for each kind of workload and application scenario is extremely challenging. In this paper, we propose a novel runtime optimization approach with the aim of achieving maximized power normalized performance considering dynamic variation of workload and application scenarios. Fundamental to this approach is a comprehensive study to investigate the tradeoffs between inter-application concurrency with performance and power consumption under different system configurations. Using real experimental measurements on an Odroid XU-3 heterogeneous platform with a number of PARSEC benchmark applications, we model power normalized performance (in terms of IPS/Watt) underpinning analytical power and performance models, derived through multivariate linear regression (MLR). Using these models, we show that with increasing number of concurrent CPU intensive applications show variable gains in IPS/Watt compared to the memory intensive applications in both sequential and concurrent application scenarios. Furthermore, we demonstrate that it is possible to continuously adapt system configuration through a low-cost and linear-complexity runtime algorithm, which can improve the IPS/Watt by up to 125% compared to the existing approach.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
异构多核系统中并发应用的功率感知性能适应
现代嵌入式系统可以依次或并发地执行多个应用程序。这些应用程序在异构平台上运行,产生不同的功耗和系统工作负载(CPU或内存密集型或两者都有)。因此,确定为每种工作负载和应用程序场景量身定制的最节能的系统配置(即并行线程的数量、它们的核心分配和操作频率)是极具挑战性的。在本文中,我们提出了一种新的运行时优化方法,旨在考虑工作负载和应用场景的动态变化,以实现最大的功率标准化性能。这种方法的基础是全面研究在不同系统配置下应用程序间并发性与性能和功耗之间的权衡。通过在Odroid XU-3异构平台上使用多个PARSEC基准测试应用程序进行实际实验测量,我们对功率归一化性能(以IPS/Watt为单位)进行建模,以支持通过多元线性回归(MLR)导出的分析功率和性能模型。通过使用这些模型,我们发现随着并发CPU密集型应用程序数量的增加,在顺序和并发应用程序场景中,与内存密集型应用程序相比,IPS/Watt的增益是可变的。此外,我们证明了通过低成本和线性复杂性的运行时算法可以持续调整系统配置,与现有方法相比,该算法可以将IPS/Watt提高高达125%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Performance Impact of Magnetic and Thermal Attack on STTRAM and Low-Overhead Mitigation Techniques OS-based Resource Accounting for Asynchronous Resource Use in Mobile Systems Data-Driven Low-Cost On-Chip Memory with Adaptive Power-Quality Trade-off for Mobile Video Streaming Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency SATS: An Ultra-Low Power Time Synchronization for Solar Energy Harvesting WSNs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1