Microprocessor Synthesis

V. K. Raj, B. Pangrle, D. Gajski
{"title":"Microprocessor Synthesis","authors":"V. K. Raj, B. Pangrle, D. Gajski","doi":"10.1109/dac.1984.1585879","DOIUrl":null,"url":null,"abstract":"The purpose of this paper is to describe a method for translating an instruction set described in a high level language into a register-transfer structure of a microprocessor. The designer interacts with the translator through the constraints imposed on the design, and by giving the initial but not necessarily complete description of the structure. A microinstruction table, which specifies the control sequence, as well as the datapath structure is the output of the translator.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st Design Automation Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/dac.1984.1585879","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The purpose of this paper is to describe a method for translating an instruction set described in a high level language into a register-transfer structure of a microprocessor. The designer interacts with the translator through the constraints imposed on the design, and by giving the initial but not necessarily complete description of the structure. A microinstruction table, which specifies the control sequence, as well as the datapath structure is the output of the translator.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
微处理器的合成
本文的目的是描述一种将用高级语言描述的指令集翻译成微处理器的寄存器传输结构的方法。设计师通过强加在设计上的约束,以及给出结构的初始但不一定完整的描述,与翻译人员进行交互。一个微指令表,它指定了控制序列,以及数据路径结构是转换器的输出。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The Engineering Design Environment IGES as an Interchange Format for Integrated Circuit Design Functional Testing Techniques for Digital LSI/VLSI Systems Functional Design Verification by Multi-Level Simulation Uniform Support for Information Handling and Problem Solving Required by the VLSI Design Process
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1