Numerical Simulations to Assist Chip-to-Wafer Hybrid Bonding Process Development

Sasi Kumar Tippabhotla, L. Ji, C. Choong
{"title":"Numerical Simulations to Assist Chip-to-Wafer Hybrid Bonding Process Development","authors":"Sasi Kumar Tippabhotla, L. Ji, C. Choong","doi":"10.1109/EPTC56328.2022.10013143","DOIUrl":null,"url":null,"abstract":"Development of chip to wafer hybrid bonding (C2W-HB) process is essential to achieve direct bonding of fine pitch (≤ 10 μm) Cu interconnects for heterogeneous integration. As the polymer mechanical behavior is more complex, C2W-HB with direct bonding of Cu/polymer-dielectrics requires significant experimental efforts, resources, and time to design the test vehicles and formulate the process recipe for high quality and yield. In this work, numerical simulations are performed to evaluate the bonding progression for a special case where SiO2 dielectric is used for the bottom wafer and polymer dielectric is used for the top dies. As these two materials are quite different in their thermomechanical behaviour, bonding of the Cu/Cu interfaces depends on the relative expansion/contraction of the surrounding SiO2 (bottom wafer) and dielectric polymer (top die) interface. Our simulations help to elucidate the mechanics at the bonding interface and explain the reasons for the bonding failures observed in the experimental runs. The simulation results show that Cu pad dishing is not suitable for this configuration and protrusion of Cu pads is required to get a successful Cu/Cu direct bonding.","PeriodicalId":163034,"journal":{"name":"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-12-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC56328.2022.10013143","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Development of chip to wafer hybrid bonding (C2W-HB) process is essential to achieve direct bonding of fine pitch (≤ 10 μm) Cu interconnects for heterogeneous integration. As the polymer mechanical behavior is more complex, C2W-HB with direct bonding of Cu/polymer-dielectrics requires significant experimental efforts, resources, and time to design the test vehicles and formulate the process recipe for high quality and yield. In this work, numerical simulations are performed to evaluate the bonding progression for a special case where SiO2 dielectric is used for the bottom wafer and polymer dielectric is used for the top dies. As these two materials are quite different in their thermomechanical behaviour, bonding of the Cu/Cu interfaces depends on the relative expansion/contraction of the surrounding SiO2 (bottom wafer) and dielectric polymer (top die) interface. Our simulations help to elucidate the mechanics at the bonding interface and explain the reasons for the bonding failures observed in the experimental runs. The simulation results show that Cu pad dishing is not suitable for this configuration and protrusion of Cu pads is required to get a successful Cu/Cu direct bonding.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
数值模拟,以协助芯片到晶圆混合键合工艺的发展
芯片-晶圆混合键合(C2W-HB)工艺的发展是实现细间距(≤10 μm)铜互连直接键合以实现异质集成的关键。由于聚合物力学行为较为复杂,铜/聚合物-电介质直接键合的C2W-HB需要大量的实验努力、资源和时间来设计测试车辆和制定高质量和良率的工艺配方。在这项工作中,进行了数值模拟,以评估一种特殊情况下的键合进程,其中SiO2介电介质用于底部晶片,聚合物介电介质用于顶部晶片。由于这两种材料在热力学行为上有很大的不同,Cu/Cu界面的键合取决于周围SiO2(底部晶片)和介电聚合物(顶部晶片)界面的相对膨胀/收缩。我们的模拟有助于阐明键合界面的力学,并解释在实验运行中观察到的键合失败的原因。仿真结果表明,铜焊盘不适合这种结构,需要突出铜焊盘才能成功实现铜/铜直接键合。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
From SI, PI, EMI Design, Verification, to Package, Board, and Channel Intellectual Property Numerical Simulation for Flow Boiling in Microchannels with Different Pin Fin Arrays Soft mask-based dry etching of parylene AF4 for advanced packaging applications One-sided directional slot antenna with magnetic film for 28 GHz application Diffusion Enhanced Optimized Thin Passivation Layer for Realizing Copper to Copper Wafer Bonding at Low Thermal Budget
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1