A type III fast locking time PLL with transconductor-C structure

Habib Adrang, H. Naeimi
{"title":"A type III fast locking time PLL with transconductor-C structure","authors":"Habib Adrang, H. Naeimi","doi":"10.1109/MWSCAS.2009.5236152","DOIUrl":null,"url":null,"abstract":"This paper is presented a type III third-order charge pump PLL with transconductor-C (Gm-C) structure to achieve a PLL with fast locking time. To reach this goal, we have used Gm-C structure in the PLL loop. The advantage of this architecture is great loop gain while increases with the ratio Gm/C. As a result, the small signal settling time decreases and then, the locking time is reduced, significantly while the loop stability increases, as well. The performance of this architecture has been verified in an example. The simulation results show that there is almost 70% reduction in the settling time in comparison with the conventional second-order PLLs.","PeriodicalId":254577,"journal":{"name":"2009 52nd IEEE International Midwest Symposium on Circuits and Systems","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 52nd IEEE International Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2009.5236152","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

This paper is presented a type III third-order charge pump PLL with transconductor-C (Gm-C) structure to achieve a PLL with fast locking time. To reach this goal, we have used Gm-C structure in the PLL loop. The advantage of this architecture is great loop gain while increases with the ratio Gm/C. As a result, the small signal settling time decreases and then, the locking time is reduced, significantly while the loop stability increases, as well. The performance of this architecture has been verified in an example. The simulation results show that there is almost 70% reduction in the settling time in comparison with the conventional second-order PLLs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种III型快速锁相环,具有跨导体c结构
本文提出了一种三阶电荷泵锁相环,该锁相环具有跨导体- c (Gm-C)结构,可实现快速锁相环。为了达到这个目标,我们在锁相环中使用了Gm-C结构。该结构的优点是环路增益大,且随Gm/C的增加而增加。因此,小信号的稳定时间减少,锁定时间明显减少,同时环路的稳定性也提高了。通过实例验证了该体系结构的性能。仿真结果表明,与传统的二阶锁相环相比,该锁相环的稳定时间缩短了近70%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS negative supply for large dynamic range high-bandwidth analog circuits Wideband ΔΣ ADCs using direct-charge-transfer adder Low-complexity integrated architecture of 4×4, 4×8, 8×4 and 8×8 inverse integer transforms of VC-1 3D imaging algorithm and implement for through-wall synthetic aperture radar Automatic heart sound analysis with short-time Fourier transform and support vector machines
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1