Design and Analysis of Obfuscated Full Adders

Sandeep Kolla, Ayesha Sk, S. Veeramachaneni, S. Mahammad
{"title":"Design and Analysis of Obfuscated Full Adders","authors":"Sandeep Kolla, Ayesha Sk, S. Veeramachaneni, S. Mahammad","doi":"10.1109/ICM52667.2021.9664955","DOIUrl":null,"url":null,"abstract":"In modern day semiconductor industry secure circuit/hardware is one of the major concern due to issues like IC piracy, Trojan insertion, IC over production and etc.,. Recently researchers has demonstrated various hardware based attacks and also expressed their concern towards the design of the obfuscated circuit. Securing the hardware circuit is one of the key concerns today. This work proposes design of the secure adders and its implementations. The objective of this work is to design minimal overhead based secure adders for secure system design. This can be achieved by encrypting the key into the hardware circuit at transistor level. The correct key ensures circuit’s correct operation, else it produces an incorrect value. The correct and incorrect operation resultant output can not be distinguished by the malicious user.","PeriodicalId":212613,"journal":{"name":"2021 International Conference on Microelectronics (ICM)","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on Microelectronics (ICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM52667.2021.9664955","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In modern day semiconductor industry secure circuit/hardware is one of the major concern due to issues like IC piracy, Trojan insertion, IC over production and etc.,. Recently researchers has demonstrated various hardware based attacks and also expressed their concern towards the design of the obfuscated circuit. Securing the hardware circuit is one of the key concerns today. This work proposes design of the secure adders and its implementations. The objective of this work is to design minimal overhead based secure adders for secure system design. This can be achieved by encrypting the key into the hardware circuit at transistor level. The correct key ensures circuit’s correct operation, else it produces an incorrect value. The correct and incorrect operation resultant output can not be distinguished by the malicious user.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
模糊全加法器的设计与分析
在现代半导体工业中,由于IC盗版,木马插入,IC生产过剩等问题,安全电路/硬件是主要关注的问题之一。最近,研究人员展示了各种基于硬件的攻击,并表达了他们对模糊电路设计的关注。确保硬件电路的安全是当今的关键问题之一。本文提出了安全加法器的设计和实现方法。本工作的目标是为安全系统设计设计基于最小开销的安全加法器。这可以通过在晶体管级将密钥加密到硬件电路中来实现。正确的键保证电路的正确工作,否则会产生错误的值。恶意用户无法区分正确和错误的操作结果输出。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hardware Implementation of Yolov4-tiny for Object Detection Comparative Study of Different Activation Functions for Anomalous Sound Detection Speed Up Functional Coverage Closure of CORDIC Designs Using Machine Learning Models Lightweight Image Encryption: Cellular Automata and the Lorenz System Double Gate TFET with Germanium Pocket and Metal drain using Dual Oxide
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1