An E-Band Phase Modulated Pulse Radar SoC with An Analog Correlator

Wen Zhou, Y. Tousi
{"title":"An E-Band Phase Modulated Pulse Radar SoC with An Analog Correlator","authors":"Wen Zhou, Y. Tousi","doi":"10.1109/RFIC54546.2022.9863185","DOIUrl":null,"url":null,"abstract":"This paper presents a bi-static integrated pulse radar in the E-band based on a digitally modulated transmitter and an analog processing receiver module. The proposed frontend correlator operates at 1Gbps and uses a 1.5-bit sampler to compress the sensing data, enabling a low-speed and energy-efficient digital backend while delivering a high range resolution. The TSMC 65nm chip prototype has a 1.5mm x 1.3mm area and consumes a total of 407mW with only 38mW corresponding to the analog baseband and digital backend. Over-the-air measurements at the 66GHz carrier frequency indicate the measured distance from the correlator output has an RMS error of 11.6cm and the integral non-linearity is less than 10cm across the entire target range, demonstrating the state-of-the-art range resolution with superior energy efficiency.","PeriodicalId":415294,"journal":{"name":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC54546.2022.9863185","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a bi-static integrated pulse radar in the E-band based on a digitally modulated transmitter and an analog processing receiver module. The proposed frontend correlator operates at 1Gbps and uses a 1.5-bit sampler to compress the sensing data, enabling a low-speed and energy-efficient digital backend while delivering a high range resolution. The TSMC 65nm chip prototype has a 1.5mm x 1.3mm area and consumes a total of 407mW with only 38mW corresponding to the analog baseband and digital backend. Over-the-air measurements at the 66GHz carrier frequency indicate the measured distance from the correlator output has an RMS error of 11.6cm and the integral non-linearity is less than 10cm across the entire target range, demonstrating the state-of-the-art range resolution with superior energy efficiency.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
带模拟相关器的e波段相位调制脉冲雷达SoC
本文提出了一种基于数字调制发射机和模拟处理接收机模块的e波段双基地集成脉冲雷达。所提出的前端相关器工作速度为1Gbps,使用1.5位采样器压缩传感数据,在提供高范围分辨率的同时实现低速节能的数字后端。台积电65nm芯片原型的面积为1.5mm x 1.3mm,总功耗为407mW,其中模拟基带和数字后端仅对应38mW。在66GHz载波频率下的空中测量表明,在整个目标范围内,与相关器输出的测量距离的RMS误差为11.6cm,积分非线性小于10cm,展示了最先进的距离分辨率和卓越的能源效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Compact Single Transformer Footprint Hybrid Current-Voltage Digital Doherty Power Amplifier A 4.2-9.2GHz Cryogenic Transformer Feedback Low Noise Amplifier with 4.5K Noise Temperature and Noise-Power Matching in 22nm CMOS FDSOI A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for Point to Point Communication in 65 nm CMOS A 60GHz Phased Array Transceiver Chipset in 45nm RF SOI Featuring Channel Aggregation Using HRM-Based Frequency Interleaving A 320μW Receiver with -58dB SIR Leveraging a Time-Varying N-Path Filter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1