{"title":"Capital productivity-challenge and opportunity","authors":"W. Rowe","doi":"10.1109/ASMC.1995.484332","DOIUrl":null,"url":null,"abstract":"Summary form only given. Controlling the rapidly increasing costs of semiconductor wafer fabricators presents a serious challenge to the semiconductor industry. SEMATECH, in cooperation with its members and SEMI/SEMATECH suppliers has developed a methodology to maintain the historic price per function decline rate for semiconductor products. A series of 0.25 micron generation fab cost models were developed at SEMATECH. The models incorporated advanced logic and DRAM processes, operational and financial inputs and equipment cost and performance goals. Wafer processing costs from the model were compared to affordable costs developed by the SEMATECH Competitive Analysis Group. The result of this process has been a set of mutually agreed upon cost and performance targets for the 0.25 micron generation of equipment. Equipment meeting those targets will be more cost effective than that currently available. High operating efficiency as measured by overall equipment effectiveness (OEE) is essential to achieving improved capital productivity goals.","PeriodicalId":237741,"journal":{"name":"Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.1995.484332","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Summary form only given. Controlling the rapidly increasing costs of semiconductor wafer fabricators presents a serious challenge to the semiconductor industry. SEMATECH, in cooperation with its members and SEMI/SEMATECH suppliers has developed a methodology to maintain the historic price per function decline rate for semiconductor products. A series of 0.25 micron generation fab cost models were developed at SEMATECH. The models incorporated advanced logic and DRAM processes, operational and financial inputs and equipment cost and performance goals. Wafer processing costs from the model were compared to affordable costs developed by the SEMATECH Competitive Analysis Group. The result of this process has been a set of mutually agreed upon cost and performance targets for the 0.25 micron generation of equipment. Equipment meeting those targets will be more cost effective than that currently available. High operating efficiency as measured by overall equipment effectiveness (OEE) is essential to achieving improved capital productivity goals.