IPOCIM: Artificial Intelligent Processor with Adaptive Ping-pong Computing-in-Memory Architecture

L. Chang, Chenglong Li, Xin Zhao, Shuisheng Lin, Jun Zhou
{"title":"IPOCIM: Artificial Intelligent Processor with Adaptive Ping-pong Computing-in-Memory Architecture","authors":"L. Chang, Chenglong Li, Xin Zhao, Shuisheng Lin, Jun Zhou","doi":"10.1109/ICTA56932.2022.9963134","DOIUrl":null,"url":null,"abstract":"Computing-in-memory (CIM) architecture is a promising solution toward energy-efficient artificial intelligent (AI) processor. Practically, the AI processor with CIM engine induces a series of issues including data updating and flexibility. For instance, in AI-oriented applications, the weight stored in the CIM must be reloaded due to the huge gap between limited capacity of CIM and growing weight parameter, which greatly reduces the computation efficiency of the AI processor. Moreover, the natural parallelism of CIM leads to the mismatch of various convolution kernel sizes in different networks and layers, which reduces hardware utilization efficiency. In this work, we explore a CIM engine with a ping-pong strategy as an alternative to traditional CIM macro and weight buffer, hiding the data update latency to enhance data reuse. In addition, we proposed a flexible CIM architecture adapting to different neural networks, namely IPOCIM, with a fine-grained data-flow mapping strategy. Based on the evaluation, IPOCIM achieves 1.4-7.1× performance improvement, and 2.2-6.1× energy efficiency, compared to baseline.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICTA56932.2022.9963134","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Computing-in-memory (CIM) architecture is a promising solution toward energy-efficient artificial intelligent (AI) processor. Practically, the AI processor with CIM engine induces a series of issues including data updating and flexibility. For instance, in AI-oriented applications, the weight stored in the CIM must be reloaded due to the huge gap between limited capacity of CIM and growing weight parameter, which greatly reduces the computation efficiency of the AI processor. Moreover, the natural parallelism of CIM leads to the mismatch of various convolution kernel sizes in different networks and layers, which reduces hardware utilization efficiency. In this work, we explore a CIM engine with a ping-pong strategy as an alternative to traditional CIM macro and weight buffer, hiding the data update latency to enhance data reuse. In addition, we proposed a flexible CIM architecture adapting to different neural networks, namely IPOCIM, with a fine-grained data-flow mapping strategy. Based on the evaluation, IPOCIM achieves 1.4-7.1× performance improvement, and 2.2-6.1× energy efficiency, compared to baseline.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有自适应乒乓内存计算架构的人工智能处理器
内存计算(CIM)架构是一种很有前途的节能人工智能(AI)处理器解决方案。在实际应用中,采用CIM引擎的人工智能处理器引发了数据更新和灵活性等一系列问题。例如,在面向AI的应用中,由于CIM有限的容量与不断增长的权重参数之间存在巨大的差距,因此必须重新加载存储在CIM中的权重,这大大降低了AI处理器的计算效率。此外,CIM的自然并行性导致不同网络和层的卷积核大小不匹配,降低了硬件利用效率。在这项工作中,我们探索了一个具有乒乓策略的CIM引擎,作为传统CIM宏和权重缓冲的替代方案,隐藏数据更新延迟以增强数据重用。此外,我们提出了一种灵活的适应不同神经网络的CIM架构,即IPOCIM,它具有细粒度的数据流映射策略。根据评估结果,IPOCIM与基线相比,性能提升1.4-7.1倍,能效提升2.2-6.1倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 4.2-to-5.6 GHz Transformer-Based PMOS-only Stacked-gm VCO in 28-nm CMOS A 0.58-pJ/bit 56-Gb/s PAM-4 Optical Receiver Frontend with an Envelope Tracker for Co-Packaged Optics in 40-nm CMOS CVD Monolayer tungsten-based PMOS Transistor with high performance at Vds = -1 V A 1000 fps Spiking Neural Network Tracking Algorithm for On-Chip Processing of Dynamic Vision Sensor Data Hardware Based RISC-V Instruction Set Randomization
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1