Low Level Bus Traffic Replay for the Test of Time-Triggered Communication Systems

E. Armengaud
{"title":"Low Level Bus Traffic Replay for the Test of Time-Triggered Communication Systems","authors":"E. Armengaud","doi":"10.1109/DDECS.2006.1649601","DOIUrl":null,"url":null,"abstract":"Correct system operation, especially in a safety-critical environment, is all the more important since the consequences in case of failure might be catastrophic. This is particularly true for automotive electronics, which are building complex distributed systems comprising more than 70 electronic control units. In such a context, systematic test operation urgently requires the capability to repeat a given scenario in order (a) to track down the root of a failure (cyclic debugging) or (b) to apply a given - standardized -test pattern for validation or benchmarking. However, deterministic re-execution of a given scenario is difficult to achieve due to the large number of inputs and the concurrent process execution. The focus of our ExTraCT project is set to the communication network due to its central role in distributed systems. More especially, it is the aim of this paper to present a novel approach for the deterministic replay of network bus traffic in case of time-triggered communication protocols such as FlexRay (Mores et al., 2001). This low level replay aims at emulating parts of the system, thus decreasing the test complexity with respect to reproducibility","PeriodicalId":158707,"journal":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2006.1649601","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Correct system operation, especially in a safety-critical environment, is all the more important since the consequences in case of failure might be catastrophic. This is particularly true for automotive electronics, which are building complex distributed systems comprising more than 70 electronic control units. In such a context, systematic test operation urgently requires the capability to repeat a given scenario in order (a) to track down the root of a failure (cyclic debugging) or (b) to apply a given - standardized -test pattern for validation or benchmarking. However, deterministic re-execution of a given scenario is difficult to achieve due to the large number of inputs and the concurrent process execution. The focus of our ExTraCT project is set to the communication network due to its central role in distributed systems. More especially, it is the aim of this paper to present a novel approach for the deterministic replay of network bus traffic in case of time-triggered communication protocols such as FlexRay (Mores et al., 2001). This low level replay aims at emulating parts of the system, thus decreasing the test complexity with respect to reproducibility
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于时间触发通信系统测试的低电平总线流量重放
正确的系统操作,特别是在安全关键环境中,更为重要,因为一旦发生故障,后果可能是灾难性的。对于汽车电子设备来说尤其如此,因为汽车电子设备正在构建包含70多个电子控制单元的复杂分布式系统。在这样的环境中,系统的测试操作迫切需要重复给定场景的能力,以便(a)跟踪失败的根源(循环调试)或(b)应用给定的标准化测试模式进行验证或基准测试。然而,由于大量输入和并发进程的执行,很难实现给定场景的确定性重新执行。由于通信网络在分布式系统中的中心作用,我们的ExTraCT项目的重点被设置为通信网络。更特别的是,本文的目的是在FlexRay等时间触发通信协议的情况下,为网络总线流量的确定性重播提供一种新方法(Mores等人,2001)。这种低水平的重放旨在模拟系统的部分,从而降低测试的可重复性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Sensor powering with integrated MOS compatible solar cell array Run-Time Debugging and Monitoring of FPGA Circuits Using Embedded Microprocessor On the Use of Information Redundancy When Designing Secure Chips Low-Cost Concurrent Error Detection for FSMs Implemented Using Embedded Memory Blocks of FPGAs FPGA-based fault simulator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1