Design and Optimization of Diode Triggered Silicon Controlled Rectifier in FinFET Technology

M. Miao, You Li, Wei Liang, R. Gauthier
{"title":"Design and Optimization of Diode Triggered Silicon Controlled Rectifier in FinFET Technology","authors":"M. Miao, You Li, Wei Liang, R. Gauthier","doi":"10.23919/IEDS48938.2021.9468824","DOIUrl":null,"url":null,"abstract":"Diode trigger SCR (DTSCR) structure is introduced in FinFET technology for low voltage circuit ESD protection. The current direction is chosen to flow vertically down through the fins to make full use of the bulk silicon region. Further optimization of DTSCR is investigated to improve layout efficiency.","PeriodicalId":174954,"journal":{"name":"2020 International EOS/ESD Symposium on Design and System (IEDS)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International EOS/ESD Symposium on Design and System (IEDS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/IEDS48938.2021.9468824","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Diode trigger SCR (DTSCR) structure is introduced in FinFET technology for low voltage circuit ESD protection. The current direction is chosen to flow vertically down through the fins to make full use of the bulk silicon region. Further optimization of DTSCR is investigated to improve layout efficiency.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FinFET技术中二极管触发可控硅整流器的设计与优化
在FinFET技术中引入了二极管触发可控硅(DTSCR)结构,用于低压电路ESD保护。电流方向选择垂直向下流过鳍片,以充分利用大块硅区。为了提高布局效率,研究了进一步优化DTSCR的方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
EOS/ESD Manufacturing Mitigation Review Pulse Frequency Effects on Probability of ESD Soft Failures For a Specific Camera Subsystem Optimization of NPN ESD Protection Device for Improved Failure Current DDSCR Device Structure Fabricated on 0.5 µm CMOS Process Investigation on Fabrication-induced High-leakage Issue of an Overdrive ESD Power Clamp in Advanced FinFET Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1