Realization of high performance dual gate DRAMs without boron penetration by application of tetrachlorosilane silicon nitride films

M. Tanaka, S. Saida, F. Inoue, M. Kojima, T. Nakanishi, K. Suguro, Y. Tsunashima
{"title":"Realization of high performance dual gate DRAMs without boron penetration by application of tetrachlorosilane silicon nitride films","authors":"M. Tanaka, S. Saida, F. Inoue, M. Kojima, T. Nakanishi, K. Suguro, Y. Tsunashima","doi":"10.1109/VLSIT.2001.934980","DOIUrl":null,"url":null,"abstract":"It is well known that conventional SiN films accelerate boron penetration due to hydrogen desorption during a high temperature annealing process after SiN deposition (Pfiester et al, 1990). The boron penetration causes depletion of the gate electrodes and threshold voltage deviations, and degrades the PMOSFETs. In the case of next generation DRAMs, thick SiN films are necessary as a hard mask for a self-aligned contact (SAC) process to increase the density. Simultaneously, dual gate CMOS systems should be applied to realize high performance. Therefore, SiN films without boron penetration must be developed for realization of dual gate CMOS systems with a SAC process. Conventional silicon nitride (SiN) films accelerate boron penetration, which causes the degradation of PMOSFETs. It was found that boron penetration becomes worse in proportion to SiH content incorporated in SiN LPCVD films. Applications of SiH-less SiN films, formed from tetrachlorosilane (TCS) and ammonia, have successfully realized the high performance of PMOSFETs in dual gate system DRAMs.","PeriodicalId":232773,"journal":{"name":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2001.934980","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

It is well known that conventional SiN films accelerate boron penetration due to hydrogen desorption during a high temperature annealing process after SiN deposition (Pfiester et al, 1990). The boron penetration causes depletion of the gate electrodes and threshold voltage deviations, and degrades the PMOSFETs. In the case of next generation DRAMs, thick SiN films are necessary as a hard mask for a self-aligned contact (SAC) process to increase the density. Simultaneously, dual gate CMOS systems should be applied to realize high performance. Therefore, SiN films without boron penetration must be developed for realization of dual gate CMOS systems with a SAC process. Conventional silicon nitride (SiN) films accelerate boron penetration, which causes the degradation of PMOSFETs. It was found that boron penetration becomes worse in proportion to SiH content incorporated in SiN LPCVD films. Applications of SiH-less SiN films, formed from tetrachlorosilane (TCS) and ammonia, have successfully realized the high performance of PMOSFETs in dual gate system DRAMs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
应用四氯硅烷氮化硅薄膜实现无硼渗透的高性能双栅dram
众所周知,传统的SiN薄膜在沉积后的高温退火过程中,由于氢的解吸,会加速硼的渗透(Pfiester et al, 1990)。硼的渗透导致栅极损耗和阈值电压偏差,降低了pmosfet的性能。在下一代dram的情况下,厚SiN薄膜作为自对准接触(SAC)工艺的硬掩膜是必要的,以增加密度。同时,为了实现高性能,需要采用双栅CMOS系统。因此,采用SAC工艺实现双栅CMOS系统必须开发无硼渗透的SiN薄膜。传统的氮化硅(SiN)薄膜加速硼的渗透,导致pmosfet的退化。结果表明,随着SiH含量的增加,硼的穿透性越差。由四氯硅烷(TCS)和氨形成的SiH-less SiN薄膜在双栅系统dram中成功实现了pmosfet的高性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices Highly manufacturable and high performance SDR/DDR 4 Gb DRAM 50 nm SOI CMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation High-performance 157 nm resist based on fluorine-containing polymer A multi-gate dielectric technology using hydrogen pre-treatment for 100 nm generation system-on-a-chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1