Leadframe designs for minimum molding-induced warpage

L. Nguyen, K. Chen, P. Lee
{"title":"Leadframe designs for minimum molding-induced warpage","authors":"L. Nguyen, K. Chen, P. Lee","doi":"10.1109/ECTC.1994.367545","DOIUrl":null,"url":null,"abstract":"The current packaging trend toward thinner packages has pushed the leadframe manufacturing technology to the limits. For instance, with Ultra Thin Small Outline Packages (UTSOPs), the total form factor is less than 0.5 mm thick, which is about twice the thickness of the typical leadframe used in current standard IC packages. Thus, the leadframe must be scaled down appropriately with the rest of the package components. The thinner leadframe stock brings a host of handling difficulties. Most important of all is the bending and twisting of the leadframes caused by molding induced stresses. The resulting deformation affects the subsequent post-molding steps such as trim and form, and may seriously increase the production yield loss due to lead non-coplanarity. This study addresses the manufacturing and design issues involved with minimizing these molding-induced stresses. Through a combination of good control on the process parameters (e.g., post-molding handling, cooling, deflash procedures, etc.) and leadframe designs (e.g., package relative positioning within the leadframe strips, relief holes and slots, strengthened support strips, etc.), leadframe warpage from thermomechanical stresses can be reduced. Warpage predictions from finite element simulation will be presented for various leadframe designs in this paper.<<ETX>>","PeriodicalId":344532,"journal":{"name":"1994 Proceedings. 44th Electronic Components and Technology Conference","volume":"2007 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1994 Proceedings. 44th Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1994.367545","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

The current packaging trend toward thinner packages has pushed the leadframe manufacturing technology to the limits. For instance, with Ultra Thin Small Outline Packages (UTSOPs), the total form factor is less than 0.5 mm thick, which is about twice the thickness of the typical leadframe used in current standard IC packages. Thus, the leadframe must be scaled down appropriately with the rest of the package components. The thinner leadframe stock brings a host of handling difficulties. Most important of all is the bending and twisting of the leadframes caused by molding induced stresses. The resulting deformation affects the subsequent post-molding steps such as trim and form, and may seriously increase the production yield loss due to lead non-coplanarity. This study addresses the manufacturing and design issues involved with minimizing these molding-induced stresses. Through a combination of good control on the process parameters (e.g., post-molding handling, cooling, deflash procedures, etc.) and leadframe designs (e.g., package relative positioning within the leadframe strips, relief holes and slots, strengthened support strips, etc.), leadframe warpage from thermomechanical stresses can be reduced. Warpage predictions from finite element simulation will be presented for various leadframe designs in this paper.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
引线框架设计,以减少成型引起的翘曲
目前的包装趋势向更薄的封装已经推动引线框架制造技术的极限。例如,使用超薄小轮廓封装(utsop),总外形尺寸小于0.5 mm厚,约为当前标准IC封装中使用的典型引线框架厚度的两倍。因此,引线框架必须与封装组件的其余部分适当缩小。较薄的引线框架库存带来了许多处理困难。最重要的是由成型引起的应力引起的引线框的弯曲和扭曲。由此产生的变形影响后续的后成型步骤,如修整和成形,并可能严重增加生产成品率损失,由于铅的非共面性。本研究解决了制造和设计问题,涉及到最小化这些成型引起的应力。通过对工艺参数的良好控制(例如,成型后处理,冷却,去闪光程序等)和引线框架设计(例如,在引线框架条内的封装相对定位,减压孔和槽,加强支撑条等)的结合,可以减少由热机械应力引起的引线框架翘曲。本文将介绍各种引线框架设计的有限元模拟翘曲预测
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of a tapeless lead-on-chip (LOC) package A photosensitive-BCB on laminate technology (MCM-LD) A PC program that generates a model of the parasitics for IC packages Compact planar optical devices (CPODs) by CVD technology Predicting solder joint shape by computer modeling
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1