A 28-GHz Series-Parallel Combined Doherty Power Amplifier with PBO Efficiency Enhancement in 40nm Bulk CMOS

Junjie Gu, Haoqi Qin, Guixiang Jin, Hao Xu, Weitian Liu, T. Han, Mi Tian, Weiqiang Zhu, Na Yan
{"title":"A 28-GHz Series-Parallel Combined Doherty Power Amplifier with PBO Efficiency Enhancement in 40nm Bulk CMOS","authors":"Junjie Gu, Haoqi Qin, Guixiang Jin, Hao Xu, Weitian Liu, T. Han, Mi Tian, Weiqiang Zhu, Na Yan","doi":"10.1109/IWS55252.2022.9977668","DOIUrl":null,"url":null,"abstract":"In this paper, a series-parallel combined Doherty power amplifier is proposed. The Doherty architecture is adopted for PBO efficiency enhancement. The power-combining structure is applied for the improvement of saturated output power. The PA is designed in a 40nm bulk CMOS process to achieve a saturated output power of 23dBm and a peak power-added efficiency of 40%. The 6-dB back-off power-added efficiency achieves 26%, indicating obvious efficiency improvement owing to Doherty architecture. The 3-dB bandwidth of the proposed power amplifier is over 6GHz, and OP1dB exceeds 20 dBm in 25–31 GHz.","PeriodicalId":126964,"journal":{"name":"2022 IEEE MTT-S International Wireless Symposium (IWS)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-08-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE MTT-S International Wireless Symposium (IWS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWS55252.2022.9977668","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this paper, a series-parallel combined Doherty power amplifier is proposed. The Doherty architecture is adopted for PBO efficiency enhancement. The power-combining structure is applied for the improvement of saturated output power. The PA is designed in a 40nm bulk CMOS process to achieve a saturated output power of 23dBm and a peak power-added efficiency of 40%. The 6-dB back-off power-added efficiency achieves 26%, indicating obvious efficiency improvement owing to Doherty architecture. The 3-dB bandwidth of the proposed power amplifier is over 6GHz, and OP1dB exceeds 20 dBm in 25–31 GHz.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有PBO效率增强的40nm CMOS 28ghz串并联组合Doherty功率放大器
本文提出了一种串并联组合多赫蒂功率放大器。采用Doherty架构提高PBO效率。为了提高饱和输出功率,采用了功率组合结构。PA采用40nm块体CMOS工艺设计,饱和输出功率为23dBm,峰值功率增加效率为40%。6db回退功率增加效率达到26%,表明由于Doherty架构,效率有明显提高。该功率放大器的3db带宽超过6GHz, OP1dB在25 - 31ghz范围内超过20dbm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An 88~100 GHz High-Robustness Low-Noise Amplifier with 3.0~3.5 dB Noise Figure Using $0.1\mu \mathrm{m}$ GaN-on-SiC process A High-Efficiency Transmission Metasurface for Linear Polarization Conversion and Beam Control An Improved Parameter Extraction Approach for GaN HEMT Small-Signal Modelling P/L-Band 60W Broadband GaN Power Amplifier Compact Module Theoretical Analysis and Design of RF Power Harvesters for 50-IoT Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1