Implementation of CNN Heterogeneous Scheme Based on Domestic FPGA with RISC-V Soft Core CPU

Hailong Wu, Jindong Li, Xiang Chen
{"title":"Implementation of CNN Heterogeneous Scheme Based on Domestic FPGA with RISC-V Soft Core CPU","authors":"Hailong Wu, Jindong Li, Xiang Chen","doi":"10.1109/ICTA56932.2022.9963056","DOIUrl":null,"url":null,"abstract":"Field Programmable Gate Array (FPGA) has the characteristics of low power consumption, high performance and flexibility. Research on FPGA neural network acceleration is emerging, but most of the researches are based on foreign FPGA devices. In order to improve the current situation of domestic FPGA, a novel Convolutional neural networks (CNNs) accelerator for domestic FPGA equipped with lightweight RISC-V soft core is proposed. The peak performance of the proposed accelerator reaches 153.6 GOP/s, occupying only 14K LUTs (Look-Up-Table), 32 DRMs (Dedicated RAM Modules) and 208 APMs (Arithmetic Process Modules). The proposed accelerator has enough computing power for most of the Edge-AI applications and embedded systems, providing a possible AI inference acceleration solution for domestic FPGA.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICTA56932.2022.9963056","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Field Programmable Gate Array (FPGA) has the characteristics of low power consumption, high performance and flexibility. Research on FPGA neural network acceleration is emerging, but most of the researches are based on foreign FPGA devices. In order to improve the current situation of domestic FPGA, a novel Convolutional neural networks (CNNs) accelerator for domestic FPGA equipped with lightweight RISC-V soft core is proposed. The peak performance of the proposed accelerator reaches 153.6 GOP/s, occupying only 14K LUTs (Look-Up-Table), 32 DRMs (Dedicated RAM Modules) and 208 APMs (Arithmetic Process Modules). The proposed accelerator has enough computing power for most of the Edge-AI applications and embedded systems, providing a possible AI inference acceleration solution for domestic FPGA.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于RISC-V软核CPU的国产FPGA实现CNN异构方案
现场可编程门阵列(FPGA)具有低功耗、高性能和灵活的特点。FPGA神经网络加速的研究正在兴起,但大多数研究都是基于国外的FPGA器件。为了改善国产FPGA的现状,提出了一种搭载轻量级RISC-V软核的国产FPGA卷积神经网络加速器。该加速器的峰值性能达到153.6 GOP/s,仅占用14K LUTs(查找表),32个DRMs(专用RAM模块)和208个APMs(算术处理模块)。该加速器具有足够的计算能力,适用于大多数Edge-AI应用和嵌入式系统,为国内FPGA提供了一种可能的AI推理加速解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 4.2-to-5.6 GHz Transformer-Based PMOS-only Stacked-gm VCO in 28-nm CMOS A 0.58-pJ/bit 56-Gb/s PAM-4 Optical Receiver Frontend with an Envelope Tracker for Co-Packaged Optics in 40-nm CMOS CVD Monolayer tungsten-based PMOS Transistor with high performance at Vds = -1 V A 1000 fps Spiking Neural Network Tracking Algorithm for On-Chip Processing of Dynamic Vision Sensor Data Hardware Based RISC-V Instruction Set Randomization
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1