C-JFET OpAmp on “Folded” Cascode with Compensation Channel for the Systematic Component of the Zero Bias Voltage

V. Chumakov, N. Prokopenko, A. Bugakova, I. Pakhomov
{"title":"C-JFET OpAmp on “Folded” Cascode with Compensation Channel for the Systematic Component of the Zero Bias Voltage","authors":"V. Chumakov, N. Prokopenko, A. Bugakova, I. Pakhomov","doi":"10.1109/MWENT55238.2022.9802383","DOIUrl":null,"url":null,"abstract":"The article considers the original operational amplifier (OpAmp) circuits. The OpAmps is made on complementary FETs, which have a control pn-junction (C-JFET) manufactured by JSC “Integral”. The novelty of this OpAmp circuits is the introduction of identical uncontrolled JFET dynamic loads. This circuit technique minimizes the systematic component of the zero bias voltage in a wide temperature range ($-197\\div 27^{\\circ}$C) and increases the gain (up to 92 dB) of the OpAmp. Mathematical calculations of the proposed OpAmps are given. The authors of the article recommend the developed C-JFET OpAmps for low-noise, low-temperature and radiation-resistant A/D and analog interfaces (for example, comparators, signal converters, active RC/RLC filters).","PeriodicalId":218866,"journal":{"name":"2022 Moscow Workshop on Electronic and Networking Technologies (MWENT)","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 Moscow Workshop on Electronic and Networking Technologies (MWENT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWENT55238.2022.9802383","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The article considers the original operational amplifier (OpAmp) circuits. The OpAmps is made on complementary FETs, which have a control pn-junction (C-JFET) manufactured by JSC “Integral”. The novelty of this OpAmp circuits is the introduction of identical uncontrolled JFET dynamic loads. This circuit technique minimizes the systematic component of the zero bias voltage in a wide temperature range ($-197\div 27^{\circ}$C) and increases the gain (up to 92 dB) of the OpAmp. Mathematical calculations of the proposed OpAmps are given. The authors of the article recommend the developed C-JFET OpAmps for low-noise, low-temperature and radiation-resistant A/D and analog interfaces (for example, comparators, signal converters, active RC/RLC filters).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
带有零偏置电压系统分量补偿通道的“折叠”级联C-JFET运放
本文考虑了原始运算放大器(OpAmp)电路。OpAmps是在互补fet上制造的,互补fet具有由JSC“Integral”制造的控制pn结(C-JFET)。这种OpAmp电路的新颖之处在于引入了相同的非受控JFET动态负载。该电路技术在宽温度范围($-197\div 27^{\circ}$C)内将零偏置电压的系统分量降至最低,并增加了运放的增益(高达92 dB)。给出了所提出的运维放大器的数学计算。本文的作者推荐开发的C-JFET运放用于低噪声、低温和耐辐射的A/D和模拟接口(例如,比较器、信号转换器、有源RC/RLC滤波器)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MWENT 2022 Cover Page Latch-up in Integrated Circuits Under Single and Periodic Electrical Overstress The Principle of Increasing Reliability in The Operation of Electronic Craft-Equipment of Cyber-Physical Systems Non-Contact Temperature Setting System for VLSI with High Heat Dissipation Screening of LEDs by the Results of Accelerated Tests Under the Action of Pulsed Current
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1