RF tracking test system design for closed loop testing of Ku-band antenna

R. Mishra, Sowbhagya, S. Sudhakar, B. Sudeesh, A. M. Nagalakshmi, S. Udupa
{"title":"RF tracking test system design for closed loop testing of Ku-band antenna","authors":"R. Mishra, Sowbhagya, S. Sudhakar, B. Sudeesh, A. M. Nagalakshmi, S. Udupa","doi":"10.1109/VLSI-SATA.2016.7593049","DOIUrl":null,"url":null,"abstract":"Ku band antennae are one of the unique features of GSAT11 spacecraft. As the pointing accuracy of the satellite platform is around 0.1°, improved antenna pointing is achieved using the steerable Deployment Pointing Mechanism (DPM), Radio Frequency (RF) Tracking based measurement system and Attitude and Orbit Control Electronics (AOCE) resident controller. Testing of these subsystems in open and closed loop has been carried out for the first time in zero-g environment. This test has been instrumental in evaluating/validating the closed loop performance of all the subsystems along with the characterization of the RF tracking system and its system response. This paper discusses the design approach and development of RF Tracking Test System and improvements carried out therein to enable smooth testing and lessons learnt. Here, AOCE simulator design has been effected for accelerating the product design cycle and in-parallel carrying out the interface testing along with the algorithmic validation and system characterization.","PeriodicalId":328401,"journal":{"name":"2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-SATA.2016.7593049","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Ku band antennae are one of the unique features of GSAT11 spacecraft. As the pointing accuracy of the satellite platform is around 0.1°, improved antenna pointing is achieved using the steerable Deployment Pointing Mechanism (DPM), Radio Frequency (RF) Tracking based measurement system and Attitude and Orbit Control Electronics (AOCE) resident controller. Testing of these subsystems in open and closed loop has been carried out for the first time in zero-g environment. This test has been instrumental in evaluating/validating the closed loop performance of all the subsystems along with the characterization of the RF tracking system and its system response. This paper discusses the design approach and development of RF Tracking Test System and improvements carried out therein to enable smooth testing and lessons learnt. Here, AOCE simulator design has been effected for accelerating the product design cycle and in-parallel carrying out the interface testing along with the algorithmic validation and system characterization.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
ku波段天线闭环测试射频跟踪测试系统设计
Ku波段天线是GSAT11航天器的独特特征之一。由于卫星平台的指向精度在0.1°左右,采用可操纵展开指向机构(DPM)、基于射频(RF)跟踪的测量系统和姿态与轨道控制电子(AOCE)驻留控制器实现了改进的天线指向。首次在零重力环境下对这些子系统进行了开环和闭环测试。该测试有助于评估/验证所有子系统的闭环性能,以及射频跟踪系统及其系统响应的特性。本文讨论了射频跟踪测试系统的设计方法和开发,并对其进行了改进,以使测试顺利进行,并吸取了经验教训。在这里,AOCE模拟器设计已经实现了加速产品设计周期和并行进行接口测试以及算法验证和系统表征。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effect on temperature and time in parallel test scheduling with alterations in layers arrangements of 3D stacked SoCs A hardware optimized low power RNM compensated three stage operational amplifier with embedded capacitance multiplier compensation Reconfigurable side channel attack resistant true random number generator FPGA implementation of face recognition system using efficient 5/3 2D-lifting scheme Design of CMOS programmable output binary and fibonacci switched capacitor step-down DC-DC converter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1