A low-cost memory architecture with NAND XIP for mobile embedded systems

First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721) Pub Date : 2003-10-01 DOI:10.1145/944645.944684

Chanik Park, J. Seo, Sunghwan Bae, Hyojun Kim, Shinhan Kim, Bumsoo Kim

引用次数: 61

Abstract

NAND flash memory has become an indispensable component in mobile embedded systems because of its versatile features such as nonvolatility, solid-state reliability, low cost and high density. Even though NAND flash memory is gaining popularity as data storage, it can be also exploited as code memory for XIP (execute-in-place). In this paper, we present a new memory architecture in which incorporates NAND flash memory into an existing memory hierarchy for code execution. The usefulness of the proposed approach is demonstrated with real embedded workloads on a real prototyping board.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

基于NAND XIP的低成本存储架构，用于移动嵌入式系统

NAND闪存由于其非易失性、固态可靠性、低成本和高密度等多用途特性，已成为移动嵌入式系统中不可或缺的组成部分。尽管NAND闪存作为数据存储越来越受欢迎，但它也可以用作XIP(就地执行)的代码内存。在本文中，我们提出了一种新的存储器架构，其中将NAND闪存集成到现有的存储器层次结构中，用于代码执行。在实际的原型板上，通过实际的嵌入式工作负载证明了所提出方法的有效性。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721)

自引率

0.00%

发文量

期刊最新文献

VL-CDRAM: variable line sized cached DRAMs Deriving process networks from weakly dynamic applications in system-level design A low power scheduler using game theory RTOS scheduling in transaction level models Security wrappers and power analysis for SoC technology