Effects of mode conversion on parasitic coupling in high-speed VLSI circuits

Y. Quéré, T. Le Gouguec, P. Martin, D. Le Berre, F. Huret
{"title":"Effects of mode conversion on parasitic coupling in high-speed VLSI circuits","authors":"Y. Quéré, T. Le Gouguec, P. Martin, D. Le Berre, F. Huret","doi":"10.1109/SPI.2004.1409050","DOIUrl":null,"url":null,"abstract":"The mode conversion means that a modification of the electromagnetic field configuration occurs, generally, after discontinuities. In deep submicron digital ULSI circuits, the mode conversion analysis is indispensable to identify the signal return path, the return current distribution and therefore, for an accurate inductance modelling which remains a challenging problem (Y. I. Ismael and E. G. Friedman, 2000). On the other hand, switching activity of high speed CMOS circuit may produce large current derivatives in wires (crosstalk) and substrate. These current transients can generate large potential surges and coupled noise. In this mind, a reduction of the mode conversion phenomenon decreases noise in high speed ULSI circuits (Y. Quere et al., 2003). We have investigated the mode conversion, in the frequency domain, for multiple-line inter-layer transitions in CMOS devices. The signal integrity analysis in time domain proved the detrimental effects of mode conversion. Finally, we confirmed that our design rule reduces the mode conversion phenomenon in the case of transition with multiple coupled lines.","PeriodicalId":119776,"journal":{"name":"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2004-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI.2004.1409050","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The mode conversion means that a modification of the electromagnetic field configuration occurs, generally, after discontinuities. In deep submicron digital ULSI circuits, the mode conversion analysis is indispensable to identify the signal return path, the return current distribution and therefore, for an accurate inductance modelling which remains a challenging problem (Y. I. Ismael and E. G. Friedman, 2000). On the other hand, switching activity of high speed CMOS circuit may produce large current derivatives in wires (crosstalk) and substrate. These current transients can generate large potential surges and coupled noise. In this mind, a reduction of the mode conversion phenomenon decreases noise in high speed ULSI circuits (Y. Quere et al., 2003). We have investigated the mode conversion, in the frequency domain, for multiple-line inter-layer transitions in CMOS devices. The signal integrity analysis in time domain proved the detrimental effects of mode conversion. Finally, we confirmed that our design rule reduces the mode conversion phenomenon in the case of transition with multiple coupled lines.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高速VLSI电路中模式转换对寄生耦合的影响
模式转换通常是指在不连续之后发生电磁场结构的改变。在深亚微米数字ULSI电路中,模式转换分析对于识别信号返回路径,返回电流分布以及因此精确的电感建模是必不可少的,这仍然是一个具有挑战性的问题(Y. I. Ismael和E. G. Friedman, 2000)。另一方面,高速CMOS电路的开关活动可能会在导线(串扰)和衬底中产生较大的电流导数。这些电流瞬态会产生较大的电位浪涌和耦合噪声。在这种思想中,减少模式转换现象可以降低高速ULSI电路中的噪声(Y. Quere等人,2003)。我们研究了CMOS器件中多线层间跃迁的频域模式转换。时域信号完整性分析证明了模式转换的不利影响。最后,我们证实了我们的设计规则减少了多耦合线过渡情况下的模式转换现象。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Presentation of a new time domain simulation tool and application to the analysis of advanced interconnect performance dependence on design and process parameters Sensitivity analysis of generic on-chip /spl Delta/I-noise simulation methodology A frequency domain approach for efficient model reduction of mixed VLSI circuits Non-uniform grid (NG) algorithm for fast capacitance extraction Dampening high frequency noise in high performance microprocessor packaging
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1