Novel voltage-controlled oscillator design by MOS-NDR devices and circuits

Dong-Shong Liang, K. Gan, Chung-Chih Hsiao, Cher-Shiung Tsai, Y. Chen, Shih-Yu Wang, Shun-Huo Kuo, Feng-Chang Chiang, Long-Xian Su
{"title":"Novel voltage-controlled oscillator design by MOS-NDR devices and circuits","authors":"Dong-Shong Liang, K. Gan, Chung-Chih Hsiao, Cher-Shiung Tsai, Y. Chen, Shih-Yu Wang, Shun-Huo Kuo, Feng-Chang Chiang, Long-Xian Su","doi":"10.1109/IWSOC.2005.87","DOIUrl":null,"url":null,"abstract":"This paper describes the design of a voltage-controlled oscillator (VCO) based on the negative differential resistance (NDR) devices. The NDR devices used in the work is fully composed by the metal-oxide-semiconductor field-effect-transistor (MOS) devices. This MOS-NDR device can exhibit the NDR characteristic in its current-voltage curve by suitably arranging MOS parameters. The VCO is constructed by three low-power MOS-NDR inverter. This novel VCO has a range of operation frequency from 151MHz to 268MHz. It consumes 24.5mW in its central frequency of 260MHz using a 2 V power supply. This VCO is fabricated by 0.35 /spl mu/m CMOS process and occupied an area of 120 /spl times/ 86 /spl mu/m/sup 2/.","PeriodicalId":328550,"journal":{"name":"Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)","volume":"97 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-07-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2005.87","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper describes the design of a voltage-controlled oscillator (VCO) based on the negative differential resistance (NDR) devices. The NDR devices used in the work is fully composed by the metal-oxide-semiconductor field-effect-transistor (MOS) devices. This MOS-NDR device can exhibit the NDR characteristic in its current-voltage curve by suitably arranging MOS parameters. The VCO is constructed by three low-power MOS-NDR inverter. This novel VCO has a range of operation frequency from 151MHz to 268MHz. It consumes 24.5mW in its central frequency of 260MHz using a 2 V power supply. This VCO is fabricated by 0.35 /spl mu/m CMOS process and occupied an area of 120 /spl times/ 86 /spl mu/m/sup 2/.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于MOS-NDR器件和电路的新型压控振荡器设计
本文介绍了一种基于负差分电阻器件的压控振荡器(VCO)的设计。工作中使用的NDR器件完全由金属氧化物半导体场效应晶体管(MOS)器件组成。该MOS-NDR器件通过合理安排MOS参数,可以在其电流-电压曲线上表现出NDR特性。该VCO由三个低功耗MOS-NDR逆变器构成。这种新型压控振荡器的工作频率范围为151MHz至268MHz。它使用2v电源,在260MHz的中心频率消耗24.5mW。该VCO采用0.35 /spl mu/m CMOS工艺制作,占地面积为120 /spl倍/ 86 /spl mu/m/sup / 2/ m2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A field-programmable analog array using translinear elements Improved wideband low distortion cascaded delta-sigma modulator Modular architecture for system-on-chip design of scalable MEMS optical switch actuator controller A novel clock recovery scheme with improved jitter tolerance for PAM4 signaling Design of 12-bit 100-MHz current-steering DAC for SOC applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1