{"title":"Voltage mode universal filter design using CCDDCCTA","authors":"Rupam Das, Kaustav Mallick, Tunisha Tanvi, Kanishka Sah","doi":"10.1109/ISED.2017.8303942","DOIUrl":null,"url":null,"abstract":"This article presents a voltage mode filter. This circuit has the following important features: It is designed using CCDDCCTA. All response like LP, HP, BP, AP, & notch are obtained without alteration of the configuration. Response of all filters is electronically tunable and Low sensitivity. Operation of proposed circuit is tested using 25µm CMOS process through PSPICE simulation. Simulated outputs match with the theoretical results.","PeriodicalId":147019,"journal":{"name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISED.2017.8303942","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
This article presents a voltage mode filter. This circuit has the following important features: It is designed using CCDDCCTA. All response like LP, HP, BP, AP, & notch are obtained without alteration of the configuration. Response of all filters is electronically tunable and Low sensitivity. Operation of proposed circuit is tested using 25µm CMOS process through PSPICE simulation. Simulated outputs match with the theoretical results.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
