Barrier-metal-free (BMF), Cu dual-damascene interconnects with Cu-epi-contacts buried in anti-diffusive, low-k organic film

M. Tada, H. Ohtake, Y. Harada, M. Hiroi, S. Saito, T. Onodera, N. Furutake, J. Kawahara, M. Tagami, K. Kinoshita, T. Fukai, T. Mogami, Y. Hayashi
{"title":"Barrier-metal-free (BMF), Cu dual-damascene interconnects with Cu-epi-contacts buried in anti-diffusive, low-k organic film","authors":"M. Tada, H. Ohtake, Y. Harada, M. Hiroi, S. Saito, T. Onodera, N. Furutake, J. Kawahara, M. Tagami, K. Kinoshita, T. Fukai, T. Mogami, Y. Hayashi","doi":"10.1109/VLSIT.2001.934923","DOIUrl":null,"url":null,"abstract":"Barrier-metal-free (BMF) Cu dual-damascene interconnects (DDI) are fabricated in the plasma-polymerized, divinyl siloxane bis-benzocyclobutene (p-BCB: k=2.6) polymer film, which is characterised by anti-diffusive characteristics for the Cu. The BMF-structure has inter-line leakage current as low as that of a conventional barrier-inserted structure and is estimated to retain the high insulating properties for over 10 years under 1 MV/cm stress. The BMF-structure also derives Cu-epi-contacts, reducing the via-resistance to 50% of that of the conventional Cu/barrier/Cu contacts. The effective dielectric constant was k/sub eff/=3.1, including very thin SiN etch-stop-layers, accomplishing 20% faster CMOS device operation compared to that of the conventional Cu-DDI in the SiO/sub 2/ with Ta-TaN barriers. The BMF Cu-DDIs buried directly in the p-BCB film is one of the ultimate structures for high performance, 0.1 /spl mu/m-CMOS devices and beyond.","PeriodicalId":232773,"journal":{"name":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2001.934923","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Barrier-metal-free (BMF) Cu dual-damascene interconnects (DDI) are fabricated in the plasma-polymerized, divinyl siloxane bis-benzocyclobutene (p-BCB: k=2.6) polymer film, which is characterised by anti-diffusive characteristics for the Cu. The BMF-structure has inter-line leakage current as low as that of a conventional barrier-inserted structure and is estimated to retain the high insulating properties for over 10 years under 1 MV/cm stress. The BMF-structure also derives Cu-epi-contacts, reducing the via-resistance to 50% of that of the conventional Cu/barrier/Cu contacts. The effective dielectric constant was k/sub eff/=3.1, including very thin SiN etch-stop-layers, accomplishing 20% faster CMOS device operation compared to that of the conventional Cu-DDI in the SiO/sub 2/ with Ta-TaN barriers. The BMF Cu-DDIs buried directly in the p-BCB film is one of the ultimate structures for high performance, 0.1 /spl mu/m-CMOS devices and beyond.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
无金属障碍(BMF),铜双大马士革互连与铜外延触点埋在抗扩散,低k有机薄膜
在等离子体聚合的二乙烯基硅氧烷双苯并环丁烯(p-BCB: k=2.6)聚合物薄膜中制备了无金属障碍(BMF) Cu双damascene互连(DDI),该聚合物薄膜具有Cu的抗扩散特性。bmf结构的线间泄漏电流与传统的插入势垒结构一样低,并且在1 MV/cm的应力下估计可以保持10年以上的高绝缘性能。bmf结构还产生了Cu-epi触点,将通孔电阻降低到传统Cu/势垒/Cu触点的50%。有效介电常数为k/sub - eff/=3.1,包括非常薄的SiN蚀刻停止层,与传统的Cu-DDI相比,在具有Ta-TaN势垒的SiO/sub - eff/中实现了20%的CMOS器件操作速度。直接埋入p-BCB薄膜中的BMF cu - ddi是实现高性能、0.1 /spl mu/m以上cmos器件的终极结构之一。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices Highly manufacturable and high performance SDR/DDR 4 Gb DRAM 50 nm SOI CMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation High-performance 157 nm resist based on fluorine-containing polymer A multi-gate dielectric technology using hydrogen pre-treatment for 100 nm generation system-on-a-chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1