Low cost test solution for IDDQ

B. Thomas, R. Andlauer
{"title":"Low cost test solution for IDDQ","authors":"B. Thomas, R. Andlauer","doi":"10.1109/IDDQ.1996.557813","DOIUrl":null,"url":null,"abstract":"This paper describes a medium-speed, reliable and cost effective method of doing IDDQ testing. This method utilizes standard resources available on typical automatic test equipment (ATE) systems which do not have specialized IDDQ measurement hardware. This is a practical solution that can be implemented at a low cost and minimal resources.","PeriodicalId":285207,"journal":{"name":"Digest of Papers 1996 IEEE International Workshop on IDDQ Testing","volume":"83 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Papers 1996 IEEE International Workshop on IDDQ Testing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IDDQ.1996.557813","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper describes a medium-speed, reliable and cost effective method of doing IDDQ testing. This method utilizes standard resources available on typical automatic test equipment (ATE) systems which do not have specialized IDDQ measurement hardware. This is a practical solution that can be implemented at a low cost and minimal resources.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
低成本的IDDQ测试解决方案
本文介绍了一种中速、可靠、经济的IDDQ测试方法。这种方法利用了典型的自动测试设备(ATE)系统上可用的标准资源,这些系统没有专门的IDDQ测量硬件。这是一种实用的解决方案,可以以低成本和最少的资源实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
SHOrt Voltage Elevation (SHOVE) test Semi-digital off-chip I/sub DDQ/ monitor developments: towards a general-purpose digital current monitor On chip I/sub DDX/ sensor The effectiveness of IDDQ and high voltage stress for burn-in elimination [CMOS production] Testing the realistic bridging faults in CMOS circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1