HARPA: A Hierarchical Multi-Level Hardware Description Language

P. Veiga, M. Lança
{"title":"HARPA: A Hierarchical Multi-Level Hardware Description Language","authors":"P. Veiga, M. Lança","doi":"10.1109/DAC.1984.1585773","DOIUrl":null,"url":null,"abstract":"In this paper, a new hardware description language -HARPA- is presented which was specially designed to permit the description of hierarchically structured digital systems at different levels of abstraction. The system building modules can be represented in terms of their structure, their behavior or a combination of both, as appropriate. A set of data types is provided which is adequate to characterize the data handling entities utilized at the various levels. Conversion mechanisms exist that facilitate the interfacing of blocks. The language is used as input medium for a multi-level simulator for verification of hierarchical designs.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st Design Automation Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.1984.1585773","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

In this paper, a new hardware description language -HARPA- is presented which was specially designed to permit the description of hierarchically structured digital systems at different levels of abstraction. The system building modules can be represented in terms of their structure, their behavior or a combination of both, as appropriate. A set of data types is provided which is adequate to characterize the data handling entities utilized at the various levels. Conversion mechanisms exist that facilitate the interfacing of blocks. The language is used as input medium for a multi-level simulator for verification of hierarchical designs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种分层的多级硬件描述语言
本文提出了一种新的硬件描述语言——harpa,该语言是专门为在不同抽象层次上描述分层结构的数字系统而设计的。系统构建模块可以根据它们的结构、行为或两者的组合适当地表示。提供了一组数据类型,这些数据类型足以描述在不同级别上使用的数据处理实体。存在转换机制,以促进块之间的接口。该语言被用作多级模拟器的输入介质,用于验证分层设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The Engineering Design Environment IGES as an Interchange Format for Integrated Circuit Design Functional Testing Techniques for Digital LSI/VLSI Systems Functional Design Verification by Multi-Level Simulation Uniform Support for Information Handling and Problem Solving Required by the VLSI Design Process
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1