A new 4-2 adder and booth selector for low power MAC unit

Bum-Sik Kim, Daewoong Chung, L. Kim
{"title":"A new 4-2 adder and booth selector for low power MAC unit","authors":"Bum-Sik Kim, Daewoong Chung, L. Kim","doi":"10.1109/LPE.1997.621250","DOIUrl":null,"url":null,"abstract":"The integration level of VLSI system increases as the technology improves. The power dissipation of the data processing unit in the digital signal processing systems must be kept as low as possible. Thus, we newly designed a 4-2 adder and a booth selector by using transmission gate circuits to accomplish low power consumption without performance sacrifice. The proposed 4-2 adder consumes lower power than the conventional 4-2 adder by 16% and the proposed booth selector consumes less power than the conventional booth selector by 60%. We designed a 32-bit MAC unit with the proposed 4-2 adder and the booth selector. The power dissipation of the 32-bit MAC unit is 124 mW at 100 MHz with 2 V power supply, with the area of 1.3 mm/spl times/2.4 mm.","PeriodicalId":334688,"journal":{"name":"Proceedings of 1997 International Symposium on Low Power Electronics and Design","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1997 International Symposium on Low Power Electronics and Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LPE.1997.621250","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

The integration level of VLSI system increases as the technology improves. The power dissipation of the data processing unit in the digital signal processing systems must be kept as low as possible. Thus, we newly designed a 4-2 adder and a booth selector by using transmission gate circuits to accomplish low power consumption without performance sacrifice. The proposed 4-2 adder consumes lower power than the conventional 4-2 adder by 16% and the proposed booth selector consumes less power than the conventional booth selector by 60%. We designed a 32-bit MAC unit with the proposed 4-2 adder and the booth selector. The power dissipation of the 32-bit MAC unit is 124 mW at 100 MHz with 2 V power supply, with the area of 1.3 mm/spl times/2.4 mm.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个新的4-2加法器和展位选择器,用于低功耗MAC单元
随着技术的进步,超大规模集成电路系统的集成度也在不断提高。在数字信号处理系统中,数据处理单元的功耗必须尽可能低。因此,我们采用传输门电路设计了一个4-2加法器和一个展位选择器,在不牺牲性能的情况下实现了低功耗。所提出的4-2加法器比传统4-2加法器功耗低16%,所提出的展位选择器比传统展位选择器功耗低60%。我们设计了一个32位的MAC单元,提出了4-2加法器和摊位选择器。32位MAC单元在100mhz时功耗为124mw,电源为2v,面积为1.3 mm/spl × /2.4 mm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Enhanced prediction of energy losses during adiabatic charging [CMOS circuit] A capacitor-based D/A converter with continuous time output for low-power applications Issues and directions in low power design tools: an industrial perspective Energy delay measures of barrel switch architectures for pre-alignment of floating point operands for addition A sequential procedure for average power analysis of sequential circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1