A 512 kB MONOS type flash memory module embedded in a microcontroller

T. Tanaka, H. Tanikawa, T. Yamaki, Y. Umemoto, A. Kato, Y. Shinagawa, M. Hiraki
{"title":"A 512 kB MONOS type flash memory module embedded in a microcontroller","authors":"T. Tanaka, H. Tanikawa, T. Yamaki, Y. Umemoto, A. Kato, Y. Shinagawa, M. Hiraki","doi":"10.1109/VLSIC.2003.1221205","DOIUrl":null,"url":null,"abstract":"We present a 512 kB MONOS type flash memory module embedded in a microcontroller fabricated with a 0.18 /spl mu/m CMOS process. Our new memory cell structure enables the whole read path in the module to be composed of low voltage transistors that are the same as those used in the CPU core, and therefore achieves compact layout of peripheral circuits. The module achieves 34 MHz random access read operation. The measured program time and erase time for a 64 kB block were less than 4 ms and less than 11 ms, respectively. The area of the 512 kB module is 5.4 mm/sup 2/.","PeriodicalId":270304,"journal":{"name":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2003.1221205","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

We present a 512 kB MONOS type flash memory module embedded in a microcontroller fabricated with a 0.18 /spl mu/m CMOS process. Our new memory cell structure enables the whole read path in the module to be composed of low voltage transistors that are the same as those used in the CPU core, and therefore achieves compact layout of peripheral circuits. The module achieves 34 MHz random access read operation. The measured program time and erase time for a 64 kB block were less than 4 ms and less than 11 ms, respectively. The area of the 512 kB module is 5.4 mm/sup 2/.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在微控制器内嵌的512 kB MONOS型快闪记忆体模组
我们提出了一个512 kB的MONOS型闪存模块,嵌入在一个微控制器中,采用0.18 /spl mu/m CMOS工艺制造。我们的新存储单元结构使模块中的整个读取路径由与CPU核心相同的低压晶体管组成,从而实现了外围电路的紧凑布局。该模块实现了34 MHz的随机读取操作。测量到的64 kB块的程序时间和擦除时间分别小于4 ms和11 ms。512kb的单板面积为5.4 mm/sup 2/。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
RF CMOS comes of age A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology On-die droop detector for analog sensing of power supply noise A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1