Taigon Song, N. Sturcken, K. Athikulwongse, K. Shepard, S. Lim
{"title":"Thermal analysis and optimization of 2.5-D integrated voltage regulator","authors":"Taigon Song, N. Sturcken, K. Athikulwongse, K. Shepard, S. Lim","doi":"10.1109/epeps.2012.6457835","DOIUrl":null,"url":null,"abstract":"Integrated voltage regulators (IVRs) promise to improve performance-per-watt for microprocessors and systems-on-chip by reducing supply voltage margins, resistive losses in the power distribution network, and by enabling power management with greater temporal resolution. However, the thermal impact of IVRs has not been well studied, and the methodologies for thermal analysis of analog/digital mixed-signal designs, such as voltage regulators on chip, have not yet been developed. In this paper, we present a thermal analysis methodology for 2.5-D IVR. Our results show that (1) the integrated power inductor is the hottest component in the IVR, and (2) the temperature of the IVR rises rapidly when the power inductor and the circuitries of the IVR chip overlap. In order to address these issues, we propose two design optimization techniques: design block relocation and inductor spreading. Related experiments show the effectiveness of these methods.","PeriodicalId":188377,"journal":{"name":"2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems","volume":"2020 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/epeps.2012.6457835","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9
Abstract
Integrated voltage regulators (IVRs) promise to improve performance-per-watt for microprocessors and systems-on-chip by reducing supply voltage margins, resistive losses in the power distribution network, and by enabling power management with greater temporal resolution. However, the thermal impact of IVRs has not been well studied, and the methodologies for thermal analysis of analog/digital mixed-signal designs, such as voltage regulators on chip, have not yet been developed. In this paper, we present a thermal analysis methodology for 2.5-D IVR. Our results show that (1) the integrated power inductor is the hottest component in the IVR, and (2) the temperature of the IVR rises rapidly when the power inductor and the circuitries of the IVR chip overlap. In order to address these issues, we propose two design optimization techniques: design block relocation and inductor spreading. Related experiments show the effectiveness of these methods.
集成电压调节器(ivr)有望通过降低供电电压余量、配电网络中的电阻损耗以及实现更高时间分辨率的电源管理来提高微处理器和片上系统的每瓦性能。然而,ivr的热影响尚未得到很好的研究,并且模拟/数字混合信号设计(如芯片上的电压调节器)的热分析方法尚未开发。在本文中,我们提出了一种2.5 d IVR的热分析方法。我们的研究结果表明:(1)集成的功率电感是IVR中最热的部件,(2)当功率电感与IVR芯片的电路重叠时,IVR的温度会迅速上升。为了解决这些问题,我们提出了两种设计优化技术:设计块重新定位和电感扩展。相关实验证明了这些方法的有效性。