Self centering assessment of stacked CSP memory components

Satyanarayan Iyer, G. Chennagiri, A. Akhbar, A. Ismail
{"title":"Self centering assessment of stacked CSP memory components","authors":"Satyanarayan Iyer, G. Chennagiri, A. Akhbar, A. Ismail","doi":"10.1109/ASQED.2009.5206268","DOIUrl":null,"url":null,"abstract":"The growth in demand for memory capacity is surpassing the pace at which memory component manufacturers are able to cost-effectively produce the next generation of monolithic memory devices. This drives the need for utilizing stacked components for memory module assemblies. The introduction of stacked CSP components, which consist of multiple layers of solder balls and is heavier than regular CSP components, requires that the processes used for assembling monolithic components be reviewed and re-optimized to suit its manufacturability and reliability. One of the characteristics to review is the self centering capability, which is an inherent and desirable property of area array devices that can largely compensate for the errors in placement of these components. The added weight of a stacked CSP component could inhibit its self centering characteristic. This paper presents a systematic approach to assess the self centering characteristics of a stacked CSP component. The heaviest available memory component was used for this evaluation. The findings of this assessment is useful in determining the capability requirements for the placement machine and to establish the inspection criteria. Based on the analysis and the results, the stacked CSP component was able to self center when misplaced by 50% along the diagonal.","PeriodicalId":437303,"journal":{"name":"2009 1st Asia Symposium on Quality Electronic Design","volume":"117 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 1st Asia Symposium on Quality Electronic Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASQED.2009.5206268","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The growth in demand for memory capacity is surpassing the pace at which memory component manufacturers are able to cost-effectively produce the next generation of monolithic memory devices. This drives the need for utilizing stacked components for memory module assemblies. The introduction of stacked CSP components, which consist of multiple layers of solder balls and is heavier than regular CSP components, requires that the processes used for assembling monolithic components be reviewed and re-optimized to suit its manufacturability and reliability. One of the characteristics to review is the self centering capability, which is an inherent and desirable property of area array devices that can largely compensate for the errors in placement of these components. The added weight of a stacked CSP component could inhibit its self centering characteristic. This paper presents a systematic approach to assess the self centering characteristics of a stacked CSP component. The heaviest available memory component was used for this evaluation. The findings of this assessment is useful in determining the capability requirements for the placement machine and to establish the inspection criteria. Based on the analysis and the results, the stacked CSP component was able to self center when misplaced by 50% along the diagonal.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
堆叠CSP记忆体元件的自定心评估
存储器容量需求的增长速度超过了存储器元件制造商能够经济有效地生产下一代单片存储器设备的速度。这就需要将堆叠组件用于内存模块组件。堆叠式CSP组件由多层焊接球组成,比常规CSP组件更重,因此需要对用于组装单片组件的工艺进行审查和重新优化,以适应其可制造性和可靠性。其中要回顾的特性之一是自定心能力,这是区域阵列器件固有的和理想的特性,可以在很大程度上补偿这些元件放置的误差。堆叠CSP组件的重量增加会抑制其自定心特性。本文提出了一种评估叠层CSP元件自定心特性的系统方法。此评估使用了最重的可用内存组件。这个评估的结果对于确定贴片机的能力要求和建立检查标准是有用的。根据分析和结果,当沿对角线错位50%时,堆叠的CSP组件能够自中心。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Next generation I/O power delivery design through SIPD co-analysis & comprehensive platform validation Effect of local random variation on gate-level delay and leakage statistical analysis Mutual exploration of FinFET technology and circuit design options for implementing compact brute-force latches Automatic error recovery in targetless logic emulation An automated approach for the diagnosis of multiple faults in FPGA interconnects
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1