A 1.95GHz 28dBm fully integrated packaged power amplifier presenting a 3G FOM of 80 (PAE+ACLR) designed in H9SOIFEM CMOS 130nm: Development of an optimized high performances RF SOI power cell

V. Knopik, G. Bertrand, A. Monroy, S. Gachon, J. Morelle, P. Cathelin, B. Butaye
{"title":"A 1.95GHz 28dBm fully integrated packaged power amplifier presenting a 3G FOM of 80 (PAE+ACLR) designed in H9SOIFEM CMOS 130nm: Development of an optimized high performances RF SOI power cell","authors":"V. Knopik, G. Bertrand, A. Monroy, S. Gachon, J. Morelle, P. Cathelin, B. Butaye","doi":"10.1109/S3S.2016.7804390","DOIUrl":null,"url":null,"abstract":"A fully integrated and packaged Power Amplifier (PA) has been realized in 130nm STMicroelectronics H9SOIFEM. The PA is based on a new dedicated power cell delivering very good RF performances. At 28dBm output power, ACPR is -40dBc and PAE is 40%, reaching a FOM (ACPR+PAE) of 80 at 1.95GHz 3G standard, under 3.4V. Neither linearization nor efficiency enhancement technics have been used. The core power transistor provides very high power added efficiency (PAE) of 75% at a gain of 18dB typical, around 2GHz. This technology has been optimized for low cost RF front end module (FEM) applications.","PeriodicalId":145660,"journal":{"name":"2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/S3S.2016.7804390","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A fully integrated and packaged Power Amplifier (PA) has been realized in 130nm STMicroelectronics H9SOIFEM. The PA is based on a new dedicated power cell delivering very good RF performances. At 28dBm output power, ACPR is -40dBc and PAE is 40%, reaching a FOM (ACPR+PAE) of 80 at 1.95GHz 3G standard, under 3.4V. Neither linearization nor efficiency enhancement technics have been used. The core power transistor provides very high power added efficiency (PAE) of 75% at a gain of 18dB typical, around 2GHz. This technology has been optimized for low cost RF front end module (FEM) applications.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种采用H9SOIFEM CMOS 130nm设计的1.95GHz 28dBm全集成封装功率放大器,具有3G带宽80 (PAE+ACLR):开发一种优化的高性能RF SOI功率电池
一种完全集成封装的功率放大器(PA)已在130纳米意法半导体H9SOIFEM中实现。PA基于一种新的专用电源电池,提供非常好的射频性能。在28dBm输出功率下,ACPR为-40dBc, PAE为40%,在3.4V下1.95GHz 3G标准下,FOM (ACPR+PAE)为80。既没有使用线性化技术,也没有使用效率增强技术。核心功率晶体管提供非常高的功率附加效率(PAE) 75%,增益为18dB典型,约2GHz。该技术已针对低成本射频前端模块(FEM)应用进行了优化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Ultra low energy FDSOI asynchronous reconfiguration network for an IoT wireless sensor network node Challenges and opportunities of vertical FET devices using 3D circuit design layouts Correlations between plasma induced damage and negative bias temperature instability in 65 nm bulk and thin-BOX FDSOI processes Influence of source-drain engineering and temperature on split-capacitance characteristics of FDSOI p-i-n gated diodes Sub-pJ per operation scalable computing: The PULP experience
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1